Delay times for inputs and
outputs
375
1SVC 440 795 M1100
Delay times for the display system inputs
The delay time for DC signals is 20 ms.
Figure: 188:
Delay times for CL-DC2
An input signal S1 must therefore be 15 V, 8 V for at least
20 ms on the input terminal before the switch contact will
change from 0 to 1 (A). If applicable, this time must also
include the cycle time (B) since the display system does not
detect the signal until the start of a cycle.
The same debounce delay (C) applies when the signal drops
out from 1 to 0.
If the debounce is switched off, the display system responds
to an input signal after just 0.25 ms.
Figure: 189:
Switching behaviour with input debounce disabled
1
0
1
0
S1
B
A
B
C
h
If you use high-speed counter function blocks, the
debounce delay time for the inputs is 0.025 ms.
Otherwise it is not possible to count high-speed signals.
1
0
1
0
S1
B
A
C
B
Содержание CL Series
Страница 1: ... APPLICATION MANUAL Display system CL range ...
Страница 115: ...112 1SVC 440 795 M1100 ...
Страница 345: ...342 1SVC 440 795 M1100 ...
Страница 427: ...1SVC 440 795 M1100 424 ...