Chapter 3 Award BIOS Setup 55
Advanced Chipset Features
Dram Timing By SPD
This item allows you to select the value in this field, depending
on whether the board has paged DRAMs or EDO (extended data
output) DRAMs.
The choices: Enabled, Disabled
Dram Clock
This item allows you to control the DRAM speed.
The choice: Host Clock, HCLK-33M, HCLK+33M.
SDRAM Cycle Length
This field sets the CAS latency timing.
The choices: 3, 2
Содержание PCM-6898
Страница 18: ...Chapter 1 General Information 7 Board Dimensions ...
Страница 97: ...86 PCM 6898 User Manual ...
Страница 98: ...Appendix A Watchdog Timer 87 A Watchdog Timer A P P E N D I X ...