![background image](http://html1.mh-extra.com/html/aaeon/fsb-868g/fsb-868g_user-manual_3252813047.webp)
F u l l - s i z e C P U C a r d
F S B - 8 6 8 G R e v . B
Appendix A Programming the Watchdog Timer
A-3
(2) Modify the data of configuration registers
(3) Exit the W83627EHG config Mode. Undesired result may
occur if the config Mode is not exited normally.
(1) Enter the W83627EHG config Mode
To enter the W83627EHG config Mode, two special I/O write
operations are to be performed during Wait for Key state.
To ensure the initial state of the key-check logic, it is
necessary to perform two write operations to the Special
Address port (2EH). The different enter keys are provided to
select configuration ports (2Eh/2Fh) of the next step.
Address Port Data Port
87h,87h:
2Eh 2Fh
(2) Modify the Data of the Registers
All configuration registers can be accessed after entering the
config Mode. Before accessing a selected register, the
content of Index 07h must be changed to the LDN to which
the register belongs, except some Global registers.
(3) Exit the W83627EHG config Mode
The exit key is provided to select configuration ports
(2Eh/2Fh) of the next step.
Address Port Data Port
0aah:
2Eh
2Fh
WatchDog Timer Register I (Index=F5h, Default=00h)
CRF5 (PLED mode register. Default 0 x 00)
Bit 7-6
: select PLED mode
= 00 Power LED pin is tri-stated.
Содержание FSB-868G
Страница 16: ...Full size CPU Card F S B 8 6 8 G R e v B Chapter 2 Quick Installation Guide 2 4 2 3 Mechanical Drawing...
Страница 36: ...Full Size CPU Card F S B 8 6 8 G R e v B Chapter 4 Award BIOS Setup 4 1 Award BIOS Setup Chapter 4...
Страница 41: ...Full size CPU Card F S B 8 6 8 G R e v B Chapter 5 Driver Installation 5 1 Chapter Driver 5 Installation...
Страница 52: ...Full size CPU Card F S B 8 6 8 G R e v B Appendix B I O Information B 1 I O Information Appendix B...
Страница 53: ...Full size CPU Card F S B 8 6 8 G R e v B Appendix B I O Information B 2 B 1 I O Address Map...
Страница 54: ...Full size CPU Card F S B 8 6 8 G R e v B Appendix B I O Information B 3 B 2 1st MB Memory Address Map...