![background image](http://html1.mh-extra.com/html/united-technologies/interlogix-acl805suw-rdmf/interlogix-acl805suw-rdmf_installation-manual_4041241001.webp)
© 2018 United Technologies Corporation.
P/N 1073514A
• REV 01.01 • ISS 11SEP18
Interlogix is part of UTC Climate, Controls & Security, a unit of United Technologies Corporation. All rights reserved.
ACL805SUW-RDMF - Surface Mount Keypad
with Mifare Reader - Installation Manual
Description / Operation
The ACL805SUW-RDMF is a multiprotocol digital keypad and
Mifare reader for access control applications with backlit keys
and selectable output protocol. These surface mount readers
includes a buzzer and a tri-color LED for state indication (access
granted, access denied or idle).
The ACL800SUW-RDMF has an automatic Wiegand output
(32 or 56 bit) and is capable of reading Mifare cards/fobs
(13.56 MHz).
Specifications
Operating voltage
9 to 14 VDC
Current consumption
110 mA at 12 VDC
Interface Mifare Reader
Wiegand 32 or 56 bit,
according to the ID length of the
card
Wiegand 32 description
32 data bits
Pulse width: 100 µs
Pause: 1 ms
Wiegand 56 description
56 data bits
Pulse width: 100 µs
Pause: 1 ms
Interface Keypad
Wiegand 26, 30, 34, 40, 42, 58 bit,
8 bit per key, 6 bit per key, 4 bit per
key
Wiegand 26 description
even 24 data bits + odd
parity
Pulse width: 100 µs
Pause: 1 ms
P1 = even parity calculated over the bits
2 to 13
P2 = odd parity calculated over the bits
14 to 25
Wiegand 30 description
even 28 data bits + odd
parity
Pulse width: 100 µs
Pause: 1 ms
P1 = even parity calculated over the bits
2 to 15
P2 = odd parity calculated over the bits
16 to 29
Wiegand 34 description
even 32 data bits + odd
parity
Pulse width: 100 µs
Pause: 1 ms
P1 = even parity calculated over the bits
2 to 17
P2 = odd parity calculated over the bits
18 to 33
Wiegand 40 description
even 38 data bits + odd
parity
Pulse width: 100 µs
Pause: 1 ms
P1 = even parity calculated over the bits
2 to 20
P2 = odd parity calculated over the bits
21 to 39
Wiegand 42 description
even 40 data bits + odd
parity
Pulse width: 100 µs
Pause: 1 ms
P1 = even parity calculated over the bits
2 to 21
P2 = odd parity calculated over the bits
22 to 41
Wiegand 58 description
even 56 data bits + odd
parity
Pulse width: 100 µs
Pause: 1 ms
P1 = even parity calculated over the bits
2 to 29
P2 = odd parity calculated over the bits
30 to 57
Wiegand 8 bit per key
description
8 data bits (sent on each key
press)
Pulse width: 100 µs
Pause: 1 ms