background image

Manual

Time-to-Digital Converter

SC-TDC-1000 S Series

(Release 012, 013, 022 & 042)

Summary of Contents for SC-TDC-1000 D Series

Page 1: ...Manual Time to Digital Converter SC TDC 1000 S Series Release 012 013 022 042...

Page 2: ...42 Manual Version 2 4 Printed on 2020 03 10 Surface Concept GmbH Am S gewerk 23a 55124 Mainz Germany phone 49 6131 62716 0 fax 49 6131 62716 29 email info surface concept de web www surface concept de...

Page 3: ...escription of the SC TDC 1000 S Devices 11 4 2 Layout of the SC TDC 1000 S Series 12 4 2 1 TDC Stop Inputs 13 4 2 2 TDC Start Input 13 4 2 3 TDC Start Output sub R 85 and E8 only 14 4 2 4 Device Synch...

Page 4: ...4 SC TDC 1000 S Series Manual Surface Concept GmbH T h i s s i d e h a s b e e n l e f t b l a n k o n p u r p o s e...

Page 5: ...ote The note symbol marks text passages which contain important information hints about the operation of the detector Follow these information to ensure a proper functioning of the detector The high v...

Page 6: ...N ADC IN for an extended measurement functionality The SC TDC 1000 S Series is laid out for low voltage LV TTL signals on BNC connectors for all inputs and outputs All LVTTL signal inputs are TTL tole...

Page 7: ...therebeanysignsofdamage pleasecontactourproviderimmediately Pleasecheckthedeliveryaccording to the packing list see Table 1 for completeness SC TDC 1000 S R012 R013 R022 R042 1x USB cable 1x power cab...

Page 8: ...formation Use the USB cable to connect the TDC to the PC Do not use PC front panel USB connectors they are often restricted in performance see Chapter 3 3 for further details Connect the power cable t...

Page 9: ...tware Connect the storage medium to your PC and install the software package as described in the Software Installation Manual Read out of the TDC is done with a standard PC via USB3 0 For the PC the f...

Page 10: ...10 SC TDC 1000 S Series Manual Surface Concept GmbH T h i s s i d e h a s b e e n l e f t b l a n k o n p u r p o s e...

Page 11: ...ef description of the internal structure of the measurement unit is only informative Figure 2 Schematic sketch of TDC functioning Arrival times of pulses at the stop inputs are measured by the TDC wit...

Page 12: ...et 6 USB Connection Socket Figure 3 Layout of the SC TDC 1000 08S R012 10 1 2 3 5 6 4 Additional inputs e g TAG or ADC are available sub R E8 to feed in additional signals directly into the TDC data s...

Page 13: ...anging the corresponding entry in the tdc_gpx3 ini file The corresponding entry in the tdc_gpx3 ini file is Ext_Gpx_Start X X is either NO or YES The default setting is YES Ext_Gpx_Start YES must be s...

Page 14: ...ing information The TDC does also not work with start signals of frequencies larger than 7MHz For this reason the TDCs are equipped with an internal frequency divider Larger start pulse frequencies mu...

Page 15: ...for the SC TDC 1000 S devices is restricted to 7MHz To cope with larger start frequencies the SC TDC 1000 S devices are equipped with an internal start frequency divider for external start frequencies...

Page 16: ...internal extended time axis Therefore one of the stop inputs of the TDC must be used to apply the external start signal which reduces the number of available stop inputs by one Additionalchangesinthet...

Page 17: ...not measured but the signals of channel 3 are measured in reference to themselves With such definition the results from channel 3 provide the time between two subsequent signals on channel 3 in case...

Page 18: ...nals are ignored the tag is counting the internal 80MHz clock signal of the FPGA and is therefore functioning as a timer Any signal to the TAG IN is ignored This mode is not working in combination wit...

Page 19: ...n addition the master reset input is connected to the reset pin of the TDC chip Each time a signal is applied to the master reset input the corresponding software counter is counting up and the input...

Page 20: ...To work with the ADC the value of the variable named TimeTag in the tdc_gpx3 ini file must be adapted in the following way TimeTag 3 TimeTag 4 must be set for using the ADC functionality This will wor...

Page 21: ...Dynamic range 2E19 All channels provide precisely an equal resolution 32 fold multi hit capability per channel 40MHz internal device measurement rate Stop Signal Input Low voltage TTL on 50Ohm BNC so...

Page 22: ...DC 1000 08S Release 012 E8 013 E8 2HE table top housing with 254mm x 272mm x 106mm w d h R012 19 3HE Rack Mount Housing R013 Number of Stop Inputs 8 Number of Start Inputs 1 common start input usable...

Page 23: ...ge Start retrigger frequency max 7MHz Measurement range 0ns 10 7 s in start stop operation measurement range of 10 7 s corresponds to a start frequency of 93 5kHz Dynamic range 2E19 All channels provi...

Page 24: ...x 272mm x 106mm w d h Number of Stop Inputs 16 Number of Start Inputs 1 common start input usable as reset of the internal clock resolution adjust mode quartz accurate adjustable resolution insensiti...

Page 25: ...ck resolution adjust mode quartz accurate adjustable resolution insensitive to temperature variations adjustable via software no calibration necessary Digital time bin resolution per channel 82 3ps 5...

Page 26: ...26 SC TDC 1000 S Series Manual Surface Concept GmbH T h i s s i d e h a s b e e n l e f t b l a n k o n p u r p o s e...

Page 27: ...SC TDC 1000 S Series Manual Surface Concept GmbH Figure 1 General connection scheme of the SC TDC 1000 S devices 7 Figure 2 Schematic sketch of TDC functioning 11 Figure 3a Layout of the SC TDC 1000 1...

Page 28: ...h this declaration relates is in conformity with the following standards or other normative documents where relevant EN 61000 6 2 2005 AC 2005 Electromagnetic compatibility EMC Generic standards Immun...

Reviews: