![Xilinx Spartan-3A DSP FPGA Series Technical Reference Manual Download Page 14](http://html2.mh-extra.com/html/xilinx/spartan-3a-dsp-fpga-series/spartan-3a-dsp-fpga-series_technical-reference-manual_3384553014.webp)
XtremeDSP Spartan-3A DSP Development Board - Technical reference guide - v1.1
14
7.
Board flash PROM
Xilinx XCF32P. This flash PROM is used to program the development board’s FPGA. The flash PROM can
hold up to two distinct configuration images (up to four compressed configuration images) that can be
accessed through the configuration DIP switches. You must use the same configuration DIP switches to
configure the FPGA from the platform flash PROM. See
for details.
8.
Ethernet PHY
Marvell Alaska 88E1111 PHY device. This PHY supports 10Base-T, 100Base-TX, and 1000Base-T
(Gigabit) Ethernet. The PHY is connected to the board’s Ethernet connector (
). The Ethernet PHY is
initialized under its default configuration when the development board is turned on or reset. Jumper JP2
selects whether the PHY’s default is RGMII mode (pins 2-3) or GMII mode (pins 1-2). The table below
outlines the default configuration of the Ethernet PHY. You can modify this configuration through software.
Table 2 Ethernet PHY default configuration
Configuration pin
Board connection
Bit 2
Bit 1
Bit 0
CONFIG0 V
cc
2.5 V
PHYADR[2] = 1
PHYADR[1] = 1
PHYADR[0] = 1
CONFIG1
Ground
ENA_PAUSE = 0
PHYADR[4] = 0
PHYADR[3] = 0
CONFIG2 V
cc
2.5 V
ANEG[3] = 1
ANEG[2] = 1
ANEG[1] = 1
CONFIG3 V
cc
2.5 V
ANEG[0] = 1
ENA_XC = 1
DIS_125 = 1
CONFIG4 V
cc
2.5 V or
LED_DUPLEX
HCWCFG_MODE[2] =
0 or 1
HCWCFG_MODE[1] =
1
HCWCFG_MODE[0] = 1
CONFIG5 V
cc
2.5 V
DIS_FC = 1
DIS_SLEEP = 1
HCWCFG_MODE[3] = 1
CONFIG6
LED_RX
SEL_BDT = 0
INT_POL = 1
75
Ω
/50
Ω
= 0
9.
Ethernet port
10Base-T, 100Base-TX, and 1000Base-T (Gigabit) Ethernet port. Connected to the Ethernet PHY (
10.
Flash memory
Intel StrataFlash embedded memory JS28F256P30B95. Provides the development board with 32-MB flash
memory. This memory provides non-volatile storage for data, software, or bitstreams. The device is 16 bits
wide. This flash memory can also be used to program the FPGA.
Note
The FMC module cannot be used when using the flash memory. Make sure that the FMC adjustable power
supply is configured for 3.3 V to use the flash memory. See
for instructions about
how to properly configure the adjustable power supply.
The Flash memory shares the same data bus as the ZBT synchronous SRAM (
11.
PS/2 connectors
The XtremeDSP Spartan-3A DSP Development Board is equipped with two PS/2 connectors for a keyboard
and mouse. Bidirectional level shifting transistors allow the FPGA’s 1.8-V and 3.3-V I/O to interface with the
5-V I/O of the PS/2 connectors, which are powered directly from the 5-V power source of the development
board. Connector J5 is used to connect a mouse, while connector J6 is used to connect a keyboard.
Note
Make sure that the power load of connected PS/2 devices does not overload the AC adapter of the
development board.
12.
Power connector
Center positive, 2.1-mm × 5.5-mm barrel-type plug. Used to connect the supplied AC adaptor.
13.
Power switch
Allows you to turn the XtremeDSP Spartan-3A DSP Development Board on and off by controlling the 12-V
supply of the board.
14.
Soft Touch connector
The Soft Touch connector (J12) allows you to monitor signals between the FPGA and the FMC expansion
connector.