CONFIDENTIAL
–
DO NOT COPY
Page
7-
23
File No. SG-0204
If RESET is asserted during a program or erase operation, the RY/BY pin remains a "0" (busy) until
the internal reset operation is complete, which requires a time of tREADY (during Embedded
Algorithms). The system can thus monitor RY/BY to determine whether the reset operation is
complete. If RESET is asserted when a program or erase operation is not executing (RY/BY pin is
"1"), the reset operation is completed within a time of tREADY (not during Embedded Algorithms).
The system can read data tRH after the RESET pin returns to VIH. Refer to the AC Characteristics
tables for RESET parameters and to Figure 14 for the timing diagram.
WRITE PROTECT (WP)
The write protect function provides a hardware method to protect boot sectors without using VID.
If the system asserts VIL on the WP/ACC pin, the device disables program and erase functions in
the two "outermost" 8 Kbyte boot sectors independently of whether those sectors were protected or
unprotected using the method described in Sector/Sector Group Protection and Chip Unprotection".
The two outermost 8 Kbyte boot sectors are the two sectors containing the lowest addresses in a
bottom-boot-configured device, or the two sectors containing the highest addresses in a
top-boot-configured device.
If the system asserts VIH on the WP/ACC pin, the device reverts to whether the two outermost 8K
Byte boot sectors were last set to be protected or unprotected. That is, sector protection or
unprotection for these two sectors depends on whether they were last protected or unprotected
using the method described in "Sector/Sector Group Protection and Chip Unprotection".
Note that the WP/ACC pin must not be left floating or unconnected; inconsistent behavior of the
device may result.
SOFTWARE COMMAND DEFINITIONS :
Device operations are selected by writing specific address and data sequences into the command
register. Writing incorrect address and data values or writing them in the improper sequence will
reset the device to the read mode. Table 3 defines the valid register command sequences. Note that
the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector
Erase operation is in progress. Either of the two reset command sequences will reset the device
(whenapplicable).
All addresses are latched on the falling edge of WE or CE, whichever happens later. All data are
latched on rising edge of WE or CE, whichever happens first.
Summary of Contents for VX32L
Page 24: ...CONFIDENTIAL DO NOT COPY Page 7 3 File No SG 0204 ...
Page 39: ...CONFIDENTIAL DO NOT COPY Page 7 18 File No SG 0204 BLOCK DIAGRAM ...
Page 47: ...CONFIDENTIAL DO NOT COPY Page 7 26 File No SG 0204 Fig E RESET TIMING WAVEFORM ...
Page 49: ...CONFIDENTIAL DO NOT COPY Page 7 28 File No SG 0204 Pin Configuration 400mil TSOP II x4 x8 x16 ...
Page 58: ...CONFIDENTIAL DO NOT COPY Page 7 37 File No SG 0204 Data Output Read ...
Page 60: ...CONFIDENTIAL DO NOT COPY Page 8 2 File No SG 0204 CH1 R R203 CH1 R C95 CH1 B R199 CH1 B C92 ...
Page 61: ...CONFIDENTIAL DO NOT COPY Page 8 3 File No SG 0204 CH1 G R195 CH1 G C89 CH1 VGAL R207 CH2 VOL ...
Page 63: ...CONFIDENTIAL DO NOT COPY Page 8 5 File No SG 0204 CH1 AV1 CH1 AV1L IN CH2 AV L Speaker ...
Page 64: ...CONFIDENTIAL DO NOT COPY Page 8 6 File No SG 0204 CH1 AV1 IN R CH2 AV_R Speaker CH1 AV2 ...
Page 67: ...CONFIDENTIAL DO NOT COPY Page 8 9 File No SG 0204 CH1 YPBPR1_R IN CH2 R Speaker CH1 YPBPR2_Y ...
Page 124: ...CAM Products 2000 TM top art ...
Page 125: ......
Page 126: ......
Page 127: ......
Page 128: ......
Page 129: ......
Page 130: ......
Page 131: ......
Page 132: ......
Page 133: ......
Page 134: ......
Page 135: ......
Page 136: ......
Page 137: ......