![Vertex Standard VX-5500U Service Manual Download Page 11](http://html.mh-extra.com/html/vertex-standard/vx-5500u/vx-5500u_service-manual_1007449011.webp)
1-10
Operating Manual Reprint
Similarly, if you assign “CH SW0,” “CH SW1,”
and “CH SW2” to the Universal Input Port, you
can recall Channels 1~7 as shown below:
The Memory Channel is determined via the CE49
Programmer. (Common
«
DSUB-25pin connec-
tor
«
Channel switch Table).
If you need to recall all memory channels (15 CH)
from the External Controller via the Uni-versal
Input Port, you should assign the “All Channel
Recall” Command (CH SW 0 ~ CH SW 3) to the
Universal Input Port.
In this case:
Channel
CH SW0
CH SW1
CH SW2
1
1
0
0
2
0
1
0
3
1
1
0
4
0
0
1
5
1
0
1
6
0
1
1
7
1
1
1
Channel
CH SW0
CH SW1
CH SW2
CH SW3
1
1
0
0
0
2
0
1
0
0
3
1
1
0
0
4
0
0
1
0
5
1
0
1
0
6
0
1
1
0
7
1
1
1
0
8
0
0
0
1
9
1
0
0
1
10
0
1
0
1
11
1
1
0
1
12
0
0
1
1
13
1
0
1
1
14
0
1
1
1
15
1
1
1
1
Sample Circuit
Pin 7: E
[GND]
Ground for all logic levels and power supply re-
turn.
Pin 8: A KEY OUT
[Universal Output Port]
Open collector output. Output voltage 0 ~ 5 V,
Max. sink current 30 mA.
The possible programming features (use CE49)
are illustrated below.
A PORT
/
B PORT
/
C PORT
/
D PORT
/
E PORT
/
None
Refer to the “Pins 20, 21, & 22” section for details.
Pin 9: TXD
[Digital Output for Alignment software]
Connect to the RS232C cable (requires FIF-8 and
CT-88)
Pin 10: RXD
[Digital Input for Alignment software]
Connect to the RS232C cable (requires FIF-8 and
CT-88)
Pin 11: EXT PTT
Shorting this port to ground causes the transceiver
to be placed in the Transmit mode, while open-
ing the connection to this port returns the trans-
ceiver to the Receive mode.
Pin 12: MIC MUTE
MIC mute on: Level High (5V)
MIC mute off: Open
LOGIC level (+5V / 0V) output.
When the PTT/EXT PTT switch is pressed, this
pin switches to “open.”
PINS 2, 3, 4, 6
DSUB 25-Pin
DSUB 25-P
IN
A
CCESSORY
C
ONNECTOR
Summary of Contents for VX-5500U
Page 13: ...1 12 Operating Manual Reprint Note ...
Page 17: ...3 2 Block Diagram ...
Page 18: ...3 3 Block Diagram ...
Page 19: ...3 4 Interconnection Diagram ...
Page 27: ...5 6 Alignment Note ...
Page 51: ...6A 24 MAIN Unit Note ...
Page 52: ...6B 1 DISPLAY Unit Circuit Diagram ...
Page 53: ...6B 2 DISPLAY Unit Note ...
Page 61: ...6B 10 DISPLAY Unit Note ...
Page 63: ...6C 2 KEY Unit Note ...
Page 65: ...6C 4 KEY Unit Note ...