More Information
‣
RVP900 Product Architecture (page 15)
‣
RVP902 Signal Processing Computer Specifications (page 334)
3.2.1 LAN Connection for Data Transfer or Parallel Processing
For external communication, RVP902 supports a standard 10/100/1000 BaseT Ethernet.
For most applications, the IRIS/Radar software is installed on the same PC. Moment results
(
Z
,
T
,
V
, and
W
) are transferred internally.
The Ethernet is used to transfer moment results (
Z
,
T
,
V
, and
W
) to third-party application
host computers such as a product generator.
RVP901 communicates over 100 Base T or Gigabit Etherent using UDP packets to send the
I
and
Q
values to RVP902 and can broadcast them - allowing for archiving or parallel
processing.
The digital
I
and
Q
data produced by the IFDR is given to a PC server to perform the
processing using pulse pairs, Fourier transforms, or random phase techniques. Since the
IFDR is a networked device, the digital
I
and
Q
data can be received by parallel signal
processors in real-time.
3.2.2 Open Hardware and Software Design
RVP is an open-architecture radar signal processor that uses Gigabit Ethernet to interface to
the IFDR, which samples the data.
RVP software runs under standard CentOS Linux, and is developed and maintained using
standard GNU tools (for example,
gcc
,
gdb
,
make
).
Using public APIs, researchers and OEM manufacturers can modify or replace existing
algorithms, or write their own software using the RVP900 software as a foundation.
Upgrades
To support software upgrades, RVP902 can flash RVP901 software.
The RDA version can be updated in the field with minimal risk. RVP902 software provides a
configuration interface.
For more information, see
IRIS and RDA Software Installation Guide
.
3.2.3 RVP902 Socket Interface
RVP902 is configured to listen on a network port.
It is ready to interface to a host computer through the network using the
DspExport
program.
When IRIS/Radar is installed on the same RVP902 computer, it is pre-configured to
communicate with RVP902 processes through the native interface, bypassing the socket
interface.
Chapter 3 – Functional Description
37
Summary of Contents for RVP900
Page 1: ...M211322EN J User Guide RVP900 Digital Receiver and Signal Processor RVP900...
Page 22: ...RVP900 User Guide M211322EN J 20...
Page 88: ...RVP900 User Guide M211322EN J 86...
Page 170: ...RVP900 User Guide M211322EN J 168...
Page 236: ...RVP900 User Guide M211322EN J 234...
Page 390: ...RVP900 User Guide M211322EN J 388...
Page 434: ...Figure 68 ASR9 WSP with RVP7 Architecture RVP900 User Guide M211322EN J 432...
Page 456: ...Figure 82 J90 to J111 Wiring Diagrams RVP900 User Guide M211322EN J 454...
Page 457: ...Figure 83 J13 Wiring Diagram Appendix H TDWR Customizations 455...
Page 468: ...RVP900 User Guide M211322EN J 466...
Page 482: ...RVP900 User Guide M211322EN J 480...
Page 483: ......
Page 484: ...www vaisala com...