![u-blox XPLR-IOT-1 User Manual Download Page 15](http://html.mh-extra.com/html/u-blox/xplr-iot-1/xplr-iot-1_user-manual_829496015.webp)
XPLR-IOT-1 - User guide
UBX-21035674 - R03
Platform description
Page 15 of 42
C1-Public
3.4
u-blox modules
3.4.1
NORA-B106
–
short range radio
Central to the XPLR-IOT-1 is NORA-B106 with its Nordic Semiconductor nRF5340 System on Chip
(SoC). Within the nRF5340 are two Arm Cortex M33 processor cores
–
application and network.
The application core runs the main program and communicates with the other u-blox modules over
UART connections. It also communicates with the QSPI memory, GPIO for the buttons and LEDs, the
sensors on the I2C bus, and as a USB peripheral to the USB hub. An interprocessor communication
(IPC) bus exchanges information between the application and network cores for Bluetooth
communication. See also the NORA-B1 data sheet
The network core provides Bluetooth LE connectivity and utilizes a PCBA Niche antenna licensed from
Abracon, LLC for Bluetooth in the 2.4 GHz ISM band
NORA-B1 is powered when the Power Switch is on.
3.4.1.1
GPIO assignments
NORA-B1 is the central processor of XPLR-IOT-1. Its GPIO signals are used for communication and
control of the other u-blox modules, sensors, and interfaces.
GPIO Signal
Direction Description
P0.00 XL1
IO
Low frequency clock
P0.01 XL2
IO
Low frequency clock
P0.02 P0.02/NFC1
IO
NFC tag
P0.03 P0.03/NFC2
IO
NFC tag
P0.04 NORA_EN_MAX
O
MAX-M10 power control
P0.05 NORA_BTN1
I
Application button 1
P0.06 LED_BLUE
O
Application RGB LED
–
blue color
P0.07 MAX_SAFEBOOT/NINA_SW2 O
MAX-M10 safe boot and NINA-W15 SW2 function
P0.08 NINA_EN
O
NINA-W15 power control
P0.09 nSARA_POWER_ON
O
SARA-R5 startup sequence, pulse high after NORA_EN_SARA is high
P0.10 NORA_EN_SARA
O
SARA-R5 power control
P0.11 SWO
O
Serial wire output - debug message output
P0.12 GAUGE_OUT
I
Low battery indicator signal
P0.13 QSPI0
IO
Quad SPI interface, bit 0
P0.14 QSPI1
IO
Quad SPI interface, bit 1
P0.15 QSPI2
IO
Quad SPI interface, bit 2
P0.16 QSPI3
IO
Quad SPI interface, bit 3
P0.17 QSPI_CLK
O
Quad SPI interface, clock
P0.18 QSPI_CS
O
Quad SPI interface, chip select
P0.19 RTS4
O
System UART4, RTS flow control
P0.20 RTS6
O
System UART6, RTS flow control
P0.21 SARA_RST
O
Reset SARA-R5 module
P0.22 ACCEL_INT
I
Accelerometer interrupt
P0.23 LED_GREEN
O
Application RGB LED
–
green color
P0.24 CTS0
I
System UART0, CTS flow control
P0.25 TX0
O
System UART0, TX data
P0.26 RX0
I
System UART0, RX data
P0.27 RTS0
O
System UART0, RTS flow control