http://www.TYAN.com
77
3.3.13.1 Serial Port 0/1 Configuration
Serial Port
Enable or disable Serial Port (COM).
[Enabled]
/
[Disabled]
Default is [Enabled]
Device Settings
Read only.
Change Settings
Select an optimal setting for Super IO Device.
[Auto]
/
[IO=3F8h; IRQ=4;]
/ [ IO=3F8h, IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;]
/ [ IO=2F8h; IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;]
/ [ IO=3E8h, IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;]
/ [ IO=2E8h, IRQ=3, 4, 5, 6, 7, 9, 10, 11, 12;]
Change Settings
SUART clock source.
[24MHZ/13]
/
[24MHz]
Default is [24MHZ/13]
Summary of Contents for S7045
Page 19: ...http www TYAN com 19 2 2 Block Diagram S7045...
Page 22: ...http www TYAN com 22 J23 J27 J29 J26 J37 J38 J32 SATA0 SATA1 SATA2 SATA3 SATA4 SATA5 SW2 J33...
Page 24: ...http www TYAN com 24 J57 J58 J56 J62 J35 J36 J191...
Page 26: ...http www TYAN com 26 J176 J213 J189 LED14...
Page 28: ...http www TYAN com 28 J193 J195 J196 J197 LED15...
Page 30: ...http www TYAN com 30 J205 J198 CMOS CLEAR BTN J217 USB3...
Page 33: ...http www TYAN com 33 4 You have completed the Patsburg Upgrade ROM Kit installation...
Page 65: ...http www TYAN com 65 3 6 7 1 Socket 0 1 CPU Information Read only...
Page 68: ...http www TYAN com 68 3 6 8 SATA Configuration...
Page 70: ...http www TYAN com 70 3 6 9 SAS Configuration Read only...
Page 75: ...http www TYAN com 75...
Page 76: ...http www TYAN com 76 3 6 13 Super I O Configuration Super IO Chip Read only...
Page 80: ...http www TYAN com 80 3 7 1 North Bridge Chipset Configuration Sub Menu...
Page 90: ...http www TYAN com 90 3 7 1 3 DIMM Information Submenu Read only...
Page 97: ...http www TYAN com 97 OS Watchdog Timer Enabled Disabled Default is Disabled...
Page 104: ...http www TYAN com 104 NOTE...
Page 114: ...http www TYAN com 114 BIOS Temp Sensor Name Explanation...
Page 116: ...http www TYAN com 116 NOTE...