Tiger 230T S2507T
35
3.4 Advanced Chipset Features
This section describes the settings for the chipset installed on this motherboard.
Please note that the
parameters described in this section are for technically competent users only. Do not change
these values unless you completely understand the consequences of your changes.
(continued on next page)
SDRAM Cycle Length
Bank 0/1 to
Bank 6/7 DRAM Timing
Settings depend on type of memory installed, and therefore
these settings are reserved. [Default settings are
5/10ns
]
Sets the CAS latency timing. [Default setting is
3
]
P2C/C2P Concurrency
System Bios Cacheable
If Enabled, the PCI/AGP Master to CPU cycle can be concurrent
if the Host CPU is performing R/W access to the PCI or slave
devices. [Default is
Enabled
]
Sets ability to cache system BIOS ROM at F0000h-FFFFFh.
[Default is
Disabled
]
The aperture is a portion of the PCI memory address range ded-
icated for graphics memory address space. [Default is
64M
]
AGP Aperture Size
Enables the 4X AGP mode (requires a 4X-capable AGP card).
[Default is
Enabled
]
AGP-4x Mode
Some AGP cards require setting this option, otherwise this
option is reserved. [Default is
Auto
]
AGP Driving Control
This function is generally reserved for manufacturer use.
[Default is
dependent on graphics card
]
AGP Driving Value
Setting is dependent on AGP card. [Default is
Disabled
]
AGP Fast Write
Sets whether you have USB devices. [Default is
Enabled
]
OnChip USB
Enable or disable use of a USB keyboard. [Default is
Disabled
]
USB Keyboard Support
Setting this can compensate for speed differences between the
CPU and PCI bus. [Default is
Enabled
]
CPU to PCI Write Buffer
If Enabled, every write transaction goes to write buffer. Burstable
transactions then burst on the PCI bus, but non-burstable trans-
actions do not. [Default is
Enabled
]
PCI Dynamic Buffering
DRAM Clock
DRAM Clock cycle timing. [Default is
HOST-CLK
]
Memory Hole
Specifies the location of an area or memory that cannot be
addressed on the ISA bus. [Default is
Disabled
]
Bank Interleave
Allows for memory bank interleaving. [Default is
Disabled
]
