TMPM4K Group(1)
Product Inromation
2018-09-18
51 / 89
Rev. 2.1
Table 2.18 T32A Capture trigger connection (3/3)
Channel
Input signal name of
capture trigger
Trigger source
Timer
Trigger selector
Input trigger signal
Signal name
ch4
Timer
A
T32A04TRGINAPHCK
(Other timer output)
-
-
-
T32A04TRGINAPCK
(Internal trigger input)
[TSEL0CR8]
<INSEL35>
PF0 (TRGIN0)
TRGIN0
PB1 (TRGIN1)
TRGIN1
PF2 (TRGIN2)
TRGIN2
A-ENC divided plus signal
ENC0TIMPLS
Timer
B
T32A04TRGINBPHCK
(Other timer output)
T32A ch4 timer A output
T32A04OUTA
T32A04TRGINBPCK
(Internal trigger input)
[TSEL0CR9]
<INSEL36>
T32A ch4 timer register A0 match trigger T32A04TRGOUTCMPA0
T32A ch4 timer register A1 match trigger T32A04TRGOUTCMPA1
T32A ch4 timer A overflow trigger
T32A04TRGOUTOFA
T32A ch4 timer A underflow trigger
T32A04TRGOUTUFA
Timer
C
T32A04TRGINCPHCK
(Other timer output)
-
-
-
T32A04TRGINCPCK
(Internal trigger input)
[TSEL0CR9]
<INSEL37>
T32A ch3 timer register C0 match trigger T32A03TRGOUTCMPC0
T32A ch3 timer register C1 match trigger T32A03TRGOUTCMPC1
T32A ch3 timer C overflow trigger
T32A03TRGOUTOFC
T32A ch3 timer C underflow trigger
T32A03TRGOUTUFC
ch5
Timer
A
T32A05TRGINAPHCK
(Other timer output)
-
-
-
T32A05TRGINAPCK
(Internal trigger input)
[TSEL0CR9]
<INSEL38>
PF0 (TRGIN0)
TRGIN0
PB1 (TRGIN1)
TRGIN1
PF2 (TRGIN2)
TRGIN2
ADC general purpose trigger interrupt
INTADATRG
ADC single conversion interrupt
INTADASGL
ADC continuous conversion interrupt
INTADACNT
ADC monitor function 0 interrupt
INTADACP0
ADC monitor function 1 interrupt
INTADACP1
Timer
B
T32A05TRGINBPHCK
(Other timer output)
T32A ch5 timer A output
T32A05OUTA
T32A05TRGINBPCK
(Internal trigger input)
[TSEL0CR9]
<INSEL39>
T32A ch5 timer register A0 match trigger T32A05TRGOUTCMPA0
T32A ch5 timer register A1 match trigger T32A05TRGOUTCMPA1
T32A ch5 timer A overflow trigger
T32A05TRGOUTOFA
T32A ch5 timer A underflow trigger
T32A05TRGOUTUFA
Timer
C
T32A05TRGINCPHCK
(Other timer output)
-
-
-
T32A05TRGINCPCK
(Internal trigger input)
[TSEL0CR10]
<INSEL40>
T32A ch4 timer register C0 match trigger T32A04TRGOUTCMPC0
T32A ch4 timer register C1 match trigger T32A04TRGOUTCMPC1
T32A ch4 timer C overflow trigger
T32A04TRGOUTOFC
T32A ch4 timer C underflow trigger
T32A04TRGOUTUFC
Note:
[TSEL0CRn]
<INSELm> is set the internal trigger of trigger source by trigger selector. For the detail of
connection, refer to the "2.2 Trigger Selector".