TMC TI6NL, User Manual

Page: 43 / 63

Chapter 6 BIOS Configuration
TI6NL User’s Manual 39
Video BIOS Cacheable
When enabled, access to video BIOS addressed at C0000H to C7FFFH
are cached, provided that the cache controller is disabled.
Video RAM Cacheable
Selecting Enabled allows caching of the video BIOS ROM at C0000h to
C7FFFh, resulting in better video performance. However, if any program
writes to this memory area, a memory access error may result.
8 Bit I/O Recovery Time
This option specifies the length of the delay (in sysclks) inserted between
consecutive 8-bit I/O operations. The settings are 1, 2, 3, 4, 5, 6, 7, or 8.
The default setting is
4 .
16 Bit I/O Recovery Time
This option specifies the length of the delay (in sysclks) inserted between
consecutive 16-bit I/O operations. The settings are 1, 2, 3, 4, 5, 6, 7, or 8.
The default setting is
3 .
Memory Hole at 15MB Addr.
In order to improve performance, certain space in memory can be
reserved for ISA cards. This field allows you to reserve 15MB to 16MB
memory address space to ISA expansion cards. This makes memory from
15MB and up unavailable to the system. Expansion cards can only access
memory up to 16MB. By default, this field is set to
Disabled .
Passive Release
When enabled, CPU to PCI bus accesses are allowed during passive
release. Otherwise, the arbiter only accepts another PCI master access to
local DRAM.
Delayed Transaction
The chipset has an embedded 32-bit posted write buffer to support delay
transactions cycles. Select
Enabled to support compliance with PCI
specification version 2.1. The default setting is Disabled .
AGP Aperture Size (MB)
The field sets aperture size of the graphics. The aperture is a portion of
the PCI memory address range dedicated for graphics memory address
space. Host cycles that hit the aperture range are forwarded to the AGP
without any translation. The options available are 4M, 8M, 16M, 32M,
64M, 128M and 256M. The default setting is
64M .