background image

1

SLAU454A – July 2012 – Revised April 2016

Submit Documentation Feedback

Copyright © 2012–2016, Texas Instruments Incorporated

TSW4806EVM

Microsoft, Windows are registered trademarks of Microsoft Corporation.

User's Guide

SLAU454A – July 2012 – Revised April 2016

TSW4806EVM

The TSW4806 evaluation module (EVM), one of the new Texas Instruments (TI) low-cost evaluation tools,
uses an LMK04806 dual-PLL clock-jitter cleaner and generator, providing a low cost, low-noise, portable
clocking solution for use with TI's high-speed data converter EVMs. Together with the accompanying
Labview-based Graphical User Interface (GUI), it is a complete clocking tool used with the other low-cost
TI evaluation tools providing a complete system that captures and evaluates data samples from ADC
EVM’s and generates test patterns to DAC EVM’s. The EVM's on-board EEPROM comes with several
pre-programmed register settings so the board can begin running without using the GUI interface. The
EEPROM provides the memory necessary for saving up to eight custom LMK04806 configuration settings.
These settings are quickly loaded using on-board switches.

Contents

1

Introduction

...................................................................................................................

1

1.1

Overview

.............................................................................................................

1

2

Software Control

.............................................................................................................

3

2.1

Installation Instructions

.............................................................................................

3

2.2

Software Operation

.................................................................................................

3

3

TSW4806 GUI Operation

...................................................................................................

7

4

EEPROM

......................................................................................................................

8

5

Optional Features and Configurations

...................................................................................

10

5.1

Clocking

............................................................................................................

10

List of Figures

1

TSW4806EVM Block Diagram

.............................................................................................

2

2

LMK04800 Main Tab Window

.............................................................................................

4

3

LMK04800 Output Tab

......................................................................................................

5

4

LMK04800 Advanced Tab

..................................................................................................

6

5

PLL2 Settings

................................................................................................................

7

6

Clock Divider Settings

.......................................................................................................

8

7

EEPROM Programming Interface

.........................................................................................

9

List of Tables

1

Available LMK04800 Family Devices

....................................................................................

2

2

Main Window Description

...................................................................................................

4

3

LMK04800 Output Tab Description

........................................................................................

5

4

LMK04800 Advanced Tab Description

....................................................................................

6

1

Introduction

1.1

Overview

The EVM provides several programmable output clock sources. Four SMA outputs (J1, J4, J6 and J17)
are configured as CMOS outputs. Configure the two other output pairs (J2, J3) and (J7, J15) for CMOS,
LVDS, or LVPECL output levels.

Summary of Contents for TSW4806EVM

Page 1: ...ammed register settings so the board can begin running without using the GUI interface The EEPROM provides the memory necessary for saving up to eight custom LMK04806 configuration settings These settings are quickly loaded using on board switches Contents 1 Introduction 1 1 1 Overview 1 2 Software Control 3 2 1 Installation Instructions 3 2 2 Software Operation 3 3 TSW4806 GUI Operation 7 4 EEPRO...

Page 2: ... LMK04806 providing several factory pre programmed settings The board provides 491 52 245 76 122 88 and 61 44 MHz outputs after power up or after pushing the RESET button if the four dip switches are in their default 0000 position all up A software GUI is also provided allowing custom configuration of the LMK04806 The EVM supports any of the four devices offered in the LMK04800 family with the def...

Page 3: ...m CLKOUT2P of LMK04806 Note If the LOCK LED does not turn on after power up ensure the four dip switches are set to 0000 all in the up position and push the reset button SW2 2 Software Control This section provides installation instructions and explanations of the TSW4806 GUI Enable the GUI control by connecting the provided mini USB cable between the host PC and J13 of the EVM 2 1 Installation In...

Page 4: ...the USB drivers were installed properly using the Device Manager tool on the PC 1 The EEPROM Read only works properly with the Windows 7 OS by opening the GUI using the Run as Administrator option Table 2 Main Window Description Section Description Reset USB Issues a software reset to the FTDI USB controller Send All Sends all current displayed GUI values to the LMK internal registers Save Saves a...

Page 5: ...tings Configure PLL 1 settings when using the dual PLL mode PLL 2 Settings Configure PLL 2 settings for both dual and single PLL mode 2 2 2 LMK04800 Outputs Tab After clicking on the LMK04800 Outputs tab the display looks as shown in Figure 3 Figure 3 LMK04800 Output Tab Table 3 LMK04800 Output Tab Description Section Description Clock Out 0 and 1 Configure Clock Out 0 and 1 outputs Enable the out...

Page 6: ... divider delay and output buffer 2 2 3 LMK04800 Advanced After clicking on the LMK04800 Advanced tab the display looks as shown in Figure 4 Figure 4 LMK04800 Advanced Tab Table 4 LMK04800 Advanced Tab Description Section Description SYNC Enable and configure the sync functionality DAC Vtune Rail Detection Enable and control the internal DAC settings Status Pins Setup Setup the status pins for vari...

Page 7: ...board such that a 122 88 MHz clock is present on SMA s J2 J3 J4 and J6 SMA s J1 J7 J15 and J17 have 61 44 MHz clock outputs The output clocks are determined by the value the internal VCO is running at and the divide value selected for the output In this example the VCO is operating in single PLL mode and locked to the on board 10 MHz oscillator The value the PLL2 is setting the VCO too is determin...

Page 8: ... on board EEPROM With the settings saved the LMK04806 is programmed without using the GUI The EEPROM saves up to eight user defined settings starting from address 8 The EVM comes from the factory with two pre loaded configurations stored in address locations 0 and 1 Writing to the EEPROM Write to the EEPROM with the following steps a Configure the GUI to the desired setting b Select an address fro...

Page 9: ...puts are as follows J7 76 8 MHz CMOS output AC coupled from CLKOUT10P of LMK04806 J15 76 8 MHz CMOS output AC coupled from CLKOUT10N of LMK04806 J17 76 8 MHz CMOS output from CLKOUT11P of LMK04806 J4 153 6 MHz CMOS output from CLKOUT0P of LMK04806 J1 307 2 MHz CMOS output from CLKOUT5P of LMK04806 J2 614 4 MHz CMOS output AC coupled from CLKOUT3P of LMK04806 J3 614 4 MHz CMOS output AC coupled fro...

Page 10: ... connector on the TSW4806 board 2 On board Clock using Single PLL Mode This is the default mode of operation for the TSW4806 The 10 MHz on board oscillator acts as the reference for the PLL and the divided down internal VCO acts as the clock source All of the factory provided configurations stored in the EEPROM and the provided files in the Configuration Files folder not mentioned elsewhere in thi...

Page 11: ...ring the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty If TI elects to repair or replace such EVM TI shall have a reasonable time to repair such EVM or provide replacements Repaired EVMs shall be warranted for the remainder of the original warranty period Replaced EVMs shall be warranted for a new full ninety 90 day warranty period 3 ...

Page 12: ... by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated Antenna types not included in this list having a gain greater than the maximum gain indicated for that type are strictly prohibited for use with this device Concernant les EVMs avec antennes détachables Conformément à la rég...

Page 13: ... connecting any load to the EVM output If there is uncertainty as to the load specification please contact a TI field representative During normal operation even with the inputs and outputs kept within the specified allowable ranges some circuit components may have elevated case temperatures These components include but are not limited to linear regulators switching transistors pass transistors cu...

Page 14: ...F REMOVAL OR REINSTALLATION ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES RETESTING OUTSIDE COMPUTER TIME LABOR COSTS LOSS OF GOODWILL LOSS OF PROFITS LOSS OF SAVINGS LOSS OF USE LOSS OF DATA OR BUSINESS INTERRUPTION NO CLAIM SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED 8 2 Specific Limitations IN NO EVENT SHALL T...

Page 15: ...esponsible for compliance with all legal regulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related information or support that may be provided by TI Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failur...

Reviews: