7 Board Layout
Figure 7-1
through
Figure 7-11
illustrate the layer stack of the TPS7H4002EVM-CVAL board.
Figure 7-1. Top Overlay
Figure 7-2. Top Solder
Board Layout
www.ti.com
18
TPS7H4002EVM-CVAL Evaluation Module
SLVUBI1 – MAY 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated