background image

Figure 4-6. Board Layout - Fourth Layer (Bottom Layer)

Board Layout

www.ti.com

16

TPS7H1101SPEVM User’s Guide

SLVU944B – OCTOBER 2015 – REVISED OCTOBER 2020

Submit Document Feedback

Copyright © 2020 Texas Instruments Incorporated

Summary of Contents for TPS7H1101SPEVM

Page 1: ...p Load 0 1 A to 1 6 mA 7 Figure 3 8 Expanded View Overshoot 8 Figure 3 9 Expanded View Undershoot 8 Figure 3 10 Current Sharing LDO_1 and LDO_2 9 Figure 3 11 Disabling the LDO via Soft Start Pin 10 Fi...

Page 2: ...g capability and a Power Good open drain output This user s guide includes setup instructions a schematic diagram a bill of materials BOM and PCB layout drawings for the EVM 1 1 Related Documentation...

Page 3: ...and two 2 equivalent current meters The current meters must be able to measure 5 A current Note Shunt along with DVM can be used to monitor output current 3 1 4 Oscilloscope An Tektronix Oscilloscope...

Page 4: ...3 8 A 1 9 A OUTPUT SET POINT IOUT 3 A 1 8166 V 3 5 A CURRENT LIMIT 3 3 1 IOUT and VOUT Measurements 1 Make sure all power supplies in workstation are OFF 2 Locate connectors J19 and J24 3 Connect VIN...

Page 5: ...rent A PCL Pin Current A C001 VIN 2 3 V VOUT 1 8 V y 47394x 0 0403 Figure 3 2 IOUT A vs IPCL uA IPCL A I LOAD A ILOAD Vs IPCL across CSR range 0x100 10x10 6 20x10 6 30x10 6 40x10 6 50x10 6 60x10 6 70x...

Page 6: ...Current Foldback 1 When current sense CS pin is held high foldback current limit is enabled Shorting CS low will disable the foldback current limit 2 With foldback current limit enabled when current l...

Page 7: ...esponse behavior of the LDO for 50 step load change Channel 1 Output voltage overshoot undershoot Channel 2 Step load in current Channel 3 Input voltage Figure 3 7 Load Transient Response Step Load 0...

Page 8: ...d View Overshoot Figure 3 9 Expanded View Undershoot Test Setup www ti com 8 TPS7H1101SPEVM User s Guide SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback Copyright 2020 Texas Instru...

Page 9: ...CS pin to GND C35 slows down the output voltage ramp rate The soft start capacitor will charge up to 1 2 V C 35 t I ss ss VREF 3 Where tss Soft start time Iss 2 5 A VREF 0 605 V 3 3 10 Enable and Dis...

Page 10: ...LDO via Soft Start Pin 3 3 11 Turn Off Figure 3 12 Turn Off Test Setup www ti com 10 TPS7H1101SPEVM User s Guide SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback Copyright 2020 Texa...

Page 11: ...hted in the schematic Additionally placeholder is provided thus one can add esr in series with the output capacitor R47 in series with C39 thus making it easier to evaluate performance with increased...

Page 12: ...4 2 Component Placement Bottom Side Board Layout www ti com 12 TPS7H1101SPEVM User s Guide SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback Copyright 2020 Texas Instruments Incorpo...

Page 13: ...Figure 4 3 PCB Layout Top Layer www ti com Board Layout SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback TPS7H1101SPEVM User s Guide 13 Copyright 2020 Texas Instruments Incorporated...

Page 14: ...4 Board Layout Second Layer Mid Layer 1 Board Layout www ti com 14 TPS7H1101SPEVM User s Guide SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback Copyright 2020 Texas Instruments Inco...

Page 15: ...5 Board Layout Third Layer Mid Layer 2 www ti com Board Layout SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback TPS7H1101SPEVM User s Guide 15 Copyright 2020 Texas Instruments Inco...

Page 16: ...6 Board Layout Fourth Layer Bottom Layer Board Layout www ti com 16 TPS7H1101SPEVM User s Guide SLVU944B OCTOBER 2015 REVISED OCTOBER 2020 Submit Document Feedback Copyright 2020 Texas Instruments Inc...

Page 17: ...3 PG 9 VOUT 1 1 VOUT 1 2 EN 2 CS 1 0 PCL 7 SS 1 VOUT 1 3 VOUT 1 4 COMP 1 5 GND 8 FB 1 6 PAD 17 LDO_TOP U5 VIN TP7 SS TP11 PGOOD TP13 L DO_OUT TP8 A GND TP12 A GND TP9 2 1 3 4 VIN_CONN JMP10 2 1 EN_CON...

Page 18: ...G S CONN HEADER 2POS 100 SGL GOLD 18 1 JMP8 HDR_1X4_39544 Molex 39544 3004 CONN TERMINAL BLOCK 4POS 5 08MM 19 1 JMP10 HDR_1X4_39544 Molex 39544 3004 CONN TERMINAL BLOCK 4POS 5 08MM 20 1 JMP16 HDR_1X2...

Page 19: ...T491X336K035AT CAP TANT 33UF 35V 10 2917 43 0 C39 C65 3 3uF 2225 MURATA GRM55DR71H335KA01L CAP CER 3 3UF 50V 10 X7R 2220 44 0 J1 J2 HDR_1X8_100MIL HDR_1X8_BCS SAMTEC BCS 108 F S TE SKT 8 POS 2 54mm S...

Page 20: ...t 2 Updated to restructure document layout consistency 2 Updated Power Up information 4 Updated Rpcl equation 4 Updated plots and description for VCS 5 Changes from Revision September 2013 to Revision...

Page 21: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 22: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 23: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 24: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 25: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 26: ...e resources are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reprod...

Reviews: