Texas Instruments TPS7B70EVM-008, User Manual, Page: 6 / 14

PCB Layout
www.ti.com
6 SBVU047 – April 2018
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
TPS7B70EVM-008 Evaluation Module
4 PCB Layout
Figure 1 to Figure 3 illustrate the PCB layout for this EVM.
Figure 1. Assembly Layer
Figure 2. Top Layer Routing