Texas Instruments TPS7B4255EVM-062 User Manual Download Page 9

3.4 Optional Load Transient Circuit Operation

The TPS7B4255EVM-062 evaluation module contains an optional high-performance load transient circuit 
to allow efficient testing of the TPS7B4255-Q1 LDO load transient performance. To use the optional load 
transient circuit, install the correct components in accordance with the application. Modify the input and output 
capacitance connected to the TPS7B4255-Q1 LDO to match the expected operating conditions. Determine the 
desired peak current to test and modify the parallel resistor combination of R9, R10, R11, R12, and R13 as 
shown:

I

Peak

=

VOUT

R9 R10 R11 R12 R13

+ I

DC

(1)

The slew rate of the load step can be adjusted by C14, R14, R15, and R16. In this section, only R15 and R16 
are adjusted to set the slew rate. For a 0-mA to 70-mA to 0-mA load step, use 

Table 3-1

 to select a value of R15 

and R16 that results in the desired rise or fall time.

Table 3-1. Suggested Ramp Rate Resistor Values

R15

R16

Rise, Fall Time

3.4 kΩ

2.1 kΩ

700 ns

1.69 kΩ

1.1 kΩ

350 ns

604 Ω

383 Ω

140 ns

332 Ω

169 Ω

70 ns

121 Ω

69.8 Ω

35 ns

37.4 Ω

0 Ω

14 ns

After the EVM is modified (if needed), connect a power supply to banana connectors J20 (VDD) and J25 (GND) 
with a 5-V DC supply and a 1-A DC current limit. As illustrated in 

Figure 3-3

 and 

Figure 3-4

, the TPS7B4255-Q1 

transient response is very fast and the output voltage recovers in well under 1 ms after the initial load transient. 
Use a pulse-duration limit of 1 ms to prevent excessive heating of the pulsed resistors (R9, R10, R11, R12, and 
R13). Configure a function generator for the 50-Ω output, in a 0-V DC to 5-V DC square pulse. If necessary, 
burst mode can be configured in the function generator for repetitive, low duty cycle, load transient testing.

Use J14 to short R7 to GND and configure VOUT to be 5-V DC. A 487-Ω resistor is installed on the EVM at R15, 
and a 442-Ω resistor is installed on the EVM at R16. These resistors provide approximately 0.5-A/μs slew rate 
from both 0 mA to 70 mA and 70 mA to 0 mA. 

Figure 3-3

 and 

Figure 3-4

 provide example test data with R15 = 

487 Ω and R16 = 442 Ω. The yellow trace is the input voltage, the red trace is the output voltage, and the blue 
trace is the output current. R9, R10, R11, R12, and R13 provide 70 mA of pulsed load. The resulting test data 
shows a 50-μA to 70-mA load step on VOUT of the LDO, with only a 1-μF capacitor on the output of the LDO.

Figure 3-3. TPS7B4255EVM-062 Load Transient 

Results: 50-μA to 70-mA Load Step

Figure 3-4. TPS7B4255EVM-062 Load Transient 

Results: 70-mA to 50-μA Load Step

www.ti.com

Setup

SLVUCA5 – JUNE 2022

Submit Document Feedback

TPS7B4255EVM-062 Evaluation Module

9

Copyright © 2022 Texas Instruments Incorporated

Summary of Contents for TPS7B4255EVM-062

Page 1: ...4255 Q1 low dropout linear regulator LDO Included in this user s guide are setup and operating instructions thermal and layout guidelines a printed circuit board PCB layout a schematic diagram and a b...

Page 2: ...3 3 TPS7B4255EVM 062 Load Transient Results 50 A to 70 mA Load Step 9 Figure 3 4 TPS7B4255EVM 062 Load Transient Results 70 mA to 50 A Load Step 9 Figure 4 1 Top Assembly Layer and Silkscreen 10 Figu...

Page 3: ...hat are connected to the main power supply The following warnings are noted for the safety of anyone using or working close to the TPS7B4255EVM 062 Observe all safety precautions WARNING Failure to ad...

Page 4: ...5QDYBRQ1 U1 100V 1uF C2 DNP 100V 1 F C5 DNP 50V 1uF C9 DNP VO 1 FB NC 2 GND 4 GND 5 GND 6 GND 3 VI 8 EN 7 PAD 9 TPS7B8401QWDRBRQ1 U2 VIN TP2 GND 1 2 3 4 5 6 J14 8V 17 8k R6 30 0k R7 48 7k R8 5V 3 3V G...

Page 5: ...e connection and the GND terminal is the negative that is ground connection 3 1 3 EN EN is a 3 pin header used to enable or disable the TPS7B84 Q1 which in turn enables the TPS7B4255 Q1 The center pin...

Page 6: ...n example as illustrated by the white boxes in Figure 3 2 The prepopulated capacitors are sized to ensure the minimum capacitance requirements are maintained under all normal operating conditions Opti...

Page 7: ...board layout is designed such that the Iin current probe slot does not detect any current that goes to the TPS7B84 Q1 circuit or its peripherals during start up or during any other operational mode T...

Page 8: ...per in the current path can reduce this ringing 10 AWG wire can be used as needed If ringing persists install damping networks by adding a series resistor and capacitor in parallel with VIN Locations...

Page 9: ...rated in Figure 3 3 and Figure 3 4 the TPS7B4255 Q1 transient response is very fast and the output voltage recovers in well under 1 ms after the initial load transient Use a pulse duration limit of 1...

Page 10: ...most at risk of raising the junction temperature during normal operation The LDO may become hot to the touch during normal operation see the thermal impedance discussion in the TPS7B4255 Q1 data sheet...

Page 11: ...rnal Layer 4 Figure 4 7 Bottom Layer Routing Figure 4 8 Bottom Assembly Layer and Silkscreen www ti com Board Layout SLVUCA5 JUNE 2022 Submit Document Feedback TPS7B4255EVM 062 Evaluation Module 11 Co...

Page 12: ...J21 3 SMA Straight Jack Gold 50 Ohm TH SMA Straight Jack TH 901 144 8RFX Amphenol RF J3 J4 J20 3 Standard Banana Jack insulated 10A red 571 0500 571 0500 DEM Manufacturing J5 J11 2 Header 100mil 2x1...

Page 13: ...omotive T R 0805 CGA4J1X7R1H475 K125AC TDK Corporation C2 C3 C6 0 1uF CAP CERM 1 uF 100 V 10 X7R 1206 1206 C3216X7R2A105K1 60AA TDK C5 0 1uF CAP CERM 1 F 100 V 10 X7R AEC Q200 Grade 1 0805 0805 08051C...

Page 14: ...5 0805 RL1220S 1R0 F Susumu Co Ltd R5 R17 0 1 00k RES 1 00 k 1 0 125 W AEC Q200 Grade 0 0805 0805 ERJ 6ENF1001V Panasonic R9 R10 R11 R12 R13 0 154 RES 154 1 0 5 W 1210 1210 RC1210FR 07154R L Yageo R14...

Page 15: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 16: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 17: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 18: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 19: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 20: ...change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of thes...

Reviews: