
ADS1282-SP GUI Software in Detail
24
SBAU274 – July 2016
Copyright © 2016, Texas Instruments Incorporated
ADS1282-SP Evaluation Module (ADS1282EVM-CVAL)
6.3
Settings Page
The
Settings
page consists of two sections: (1)
Calibration
and (2)
GPIO Controls
as shown in
The
Calibration
section is split into two sections (1)
Offset Calibration
and (2)
Gain Calibration
. The
question marks provide information pertinent to each calibration.
Clicking the
Calibrate Offset
button invokes computation internal to the device that determines the mean
digital code and then applies a digital offset of the same magnitude so as to bring the mean digital code
near code 0. No signal should be applied during the offset calibration. If a signal is applied, the proper
offset may not be obtained.
Clicking the
Calibrate Gain
button invokes computation internal to the device that determines the
difference between positive and negative full scale codes and the mean of the maximum and minimum
digital codes, respectively. The average of these two differences is applied as a digital offset resulting in a
full scale output signal.
The
GPIO Controls
section consists of three inputs and one
Output
. The state of
MFLAG
output can be
poled by pressing the
Read All Pins
button. Since MFLAG detects a digital code saturation, the frequency
by which MFLAG is tripped is dependent on the frequency of the input signal in addition to the amplitude
of that signal. In applications, it is recommended to latch a low to high transition on this signal to set a flag
that saturation has occurred. Both Power Down PWDN and RESET inputs can be manually controlled
from the GPIO controls section.
Figure 27. ADS1282-SP GUI Settings Page