Texas Instruments TPS7A21EVM-059, User Manual, Page: 8 / 18

4 Board Layout
Figure 4-1 through Figure 4-6 show the board layout for the TPS7A21EVM-059 PCB.
The TPS7A21EVM-059 dissipates power, which may cause some components to experience an increase in
temperature. The TPS7A21 LDO, LMG1020YFFR gate driver, and pulsed resistors R2, R3, R4, R5, and R6 are
most at risk of raising to a high junction temperature during normal operation.
Figure 4-1. Top Assembly Layer and Silk Screen
Figure 4-2. Top Layer Routing
Figure 4-3. Layer 2 Figure 4-4. Layer 3
Board Layout www.ti.com
8 TPS7A21EVM-059 Evaluation Module SBVU072 – OCTOBER 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated