
4 Board Layout
through
show the board layout for the TPS7A13EVM-057 PCB.
The TPS7A13EVM-057 dissipates power, which may cause some components to experience an increase in
temperature. The TPS7A13 LDO, LMG1020YFFR gate driver, and pulsed resistors R2, R3, R4, R5, and R6 are
most at risk of raising to a high junction temperature during normal operation.
Figure 4-1. Top Assembly Layer and Silk Screen
Figure 4-2. Top Layer Routing
Figure 4-3. Layer 2
Figure 4-4. Layer 3
Board Layout
SBVU074 – NOVEMBER 2021
TPS7A13EVM-057 Evaluation Module
9
Copyright © 2021 Texas Instruments Incorporated