
EN = 2
V/div
PGOOD = 2 V/div
V
2 V/div
OUT
=
V
= 5 V/div
IN
EN = 2
V/div
PGOOD = 2 V/div
V
2 V/div
OUT
=
V
= 5 V/div
IN
Test Setup and Results
2.10 Powering Down
and
show the start-up waveforms for the TPS54334EVM-722. In
, the output
voltage ramps down as soon as the input voltage falls below the UVLO stop threshold as set by the R1
and R2 resistor divider network. In
, the output is inhibited by using a jumper at JP1 to tie EN to
GND. The input voltage for these plots is 12 V and the load is 2.2
Ω
.
Figure 13. TPS54334EVM-722 Shutdown Relative to V
IN
Figure 14. TPS54334EVM-722 Shutdown Relative to EN
11
SLVUAH4 – August 2015
TPS54334EVM-722 3-A Regulator Evaluation Module
Copyright © 2015, Texas Instruments Incorporated