background image

www.ti.com

USING LOW-ESR CAPACITORS

SHORT-CIRCUIT PROTECTION

THERMAL PROTECTION

PRINTED-CIRCUIT BOARD (PCB) LAYOUT

RIGHT_OUT

LEFT_OUT

VCC

Shutdown Control

Mute Control

Left Input

Right Input

470uF

470uF

0.68uF

0.68uF

0.22uF

0.22uF

4.7K

4.7K

22uH

22uH

10uF

10uF

0.1uF

0.1uF

470uF

470uF

1.0uF

1.0uF

1.0uF

1.0uF

0.22uF

0.22uF

TPA3122_PDIP

TPA3122_PDIP

PVCCL

1

SD

2

MUTE

3

LIN

4

RIN

5

BYPASS

6

AGND1

7

AGND2

8

VCLAMP

9

PVCCR

10

PGNDR

11

ROUT

12

BSR

13

GAIN1

14

GAIN0

15

AVCC2

16

AVCC1

17

BSL

18

LOUT

19

PGNDL

20

1.0uF

1.0uF

470uF

470uF

470uF

470uF

1.0uF

1.0uF

0.68uF

0.68uF

0.1uF

0.1uF

0.1uF

0.1uF

4.7K

4.7K

22uH

22uH

TPA3122D2

SLOS527A – DECEMBER 2007 – REVISED DECEMBER 2007

Low-ESR capacitors are recommended throughout this application section. A real (as opposed to ideal) capacitor
can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor
minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance,
the more the real capacitor behaves like an ideal capacitor.

The TPA3122D2 has short-circuit protection circuitry on the outputs that prevents damage to the device during
output-to-output shorts and output-to-GND shorts. When a short circuit is detected on the outputs, the part
immediately disables the output drive. This is an unlatched fault. Normal operation is restored when the fault is
removed.

Thermal protection on the TPA3122D2 prevents damage to the device when the internal die temperature
exceeds 150

°

C. There is a ±15

°

C tolerance on this trip point from device to device. Once the die temperature

exceeds the thermal set point, the device enters into the shutdown state and the outputs are disabled. This is not
a latched fault. The thermal fault is cleared once the temperature of the die is reduced by 30

°

C. The device

begins normal operation at this point with no external system interaction.

Because the TPA3122D2 is a class-D amplifier that switches at a high frequency, the layout of the printed-circuit
board (PCB) should be optimized according to the following guidelines for the best possible performance.

Decoupling capacitors—The high-frequency 0.1µF decoupling capacitors should be placed as close to the
PVCC (pins 1 and 10) and AVCC (pins 16 and 17) terminals as possible. The VBYP (pin 6) capacitor and
VCLAMP (pin 9) capacitor should also be placed as close to the device as possible. Large (220 µF or
greater) bulk power supply decoupling capacitors should be placed near the TPA3122D2 on the PVCCL and
PVCCR terminals.

Grounding—The AVCC (pins 16 and 17) decoupling capacitor and VBYP (pin 6) capacitor should each be
grounded to analog ground (AGND, pins 7 and 8). The PVCCx decoupling capacitors and VCLAMP
capacitors should each be grounded to power ground (PGND, pins 11 and 20). Analog ground and power
ground should be connected at the thermal pad, which should be used as a central ground connection or star
ground for the TPA3122D2.

Output filter—The EMI filter (L1, L2, C9, and C16) should be placed as close to the output terminals as
possible for the best EMI performance. The capacitors should be grounded to power ground.

For an example layout, see the TPA3122D2 Evaluation Module (TPA3122D2EVM) User Manual, (

SLOU214

).

Both the EVM user manual and the thermal pad application note are available on the TI Web site at

http://www.ti.com

.

Figure 28. SE 4-

Application Schematic

14

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated

Product Folder Link(s) :

TPA3122D2

Summary of Contents for TPA3122D2

Page 1: ...ended speakers or mono bridge tied load The Internal Oscillator No External Components TPA3122D2 can drive stereo speakers as low as 4 Required The efficiency of the TPA3122D2 eliminates the need for...

Page 2: ...le of outputs high outputs switch at 50 duty cycle low MUTE 3 I outputs enabled TTL logic levels with compliance to AVCC BSL 18 I O Bootstrap I O for left channel PVCCL 1 Power supply for left channel...

Page 3: ...are stress ratings only and functional operations of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied Exposure to absolute maxim...

Page 4: ...wise noted PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VCC 12 V Vripple 200 mVPP 100 Hz 30 dB KSVR Supply ripple rejection Gain 20 dB 1 kHz 48 dB VCC 12 V RL 4 f 1 kHz 4 Output Power at 1 THD N VCC 24...

Page 5: ...E BYPASS GAIN1 GAIN0 SD BSL PVCCL LOUT PGNDL VCLAMP BSR PVCCR ROUT PGNDR VCLAMP VCLAMP AVDD AVDD AVDD 2 AVDD AVDD AVDD 2 REGULATOR AGND TPA3122D2 SLOS527A DECEMBER 2007 REVISED DECEMBER 2007 FUNCTIONA...

Page 6: ...1 40 0 1 0 01 G005 1 10 THD N 10 Gain 20 dB RL 4 SE VCC 12 V VCC 24 V VCC 18 V PO Output Power W 0 01 0 1 1 40 0 1 0 01 G006 Gain 20 dB RL 8 SE 1 10 THD N 10 VCC 12 V VCC 24 V VCC 18 V TPA3122D2 SLOS5...

Page 7: ...5 W RL 8 SE VCC 18 V Lfilt 47 mH Cfilt 0 22 F m Cdc 470 F m PVCC Supply Voltage V 0 5 10 15 10 12 14 16 18 20 P O Output Power W G011 THD N 10 THD N 1 Gain 20 dB RL 4 SE W PVCC Supply Voltage V 0 2 4...

Page 8: ...60 40 20 0 f Frequency Hz PSRR dB G017 Gain 20 dB RL 4 SE VCC 12 V Vripple 200 mVp p 20 100 1k 20k 10k 20 100 1k 20k 10k f Frequency Hz 0 1 0 01 0 001 G018 Gain 20 dB RL 8 BTL VCC 24 V 1 THD N 10 PO...

Page 9: ...al Output Power W 0 0 0 2 0 4 0 6 0 8 1 0 1 2 1 4 1 6 1 8 2 0 0 4 8 12 16 20 24 28 I CC Supply Current A G023 Gain 20 dB RL 8 BTL VCC 24 V VCC 12 V VCC 18 V 120 100 80 60 40 20 0 f Frequency Hz PSRR d...

Page 10: ...n of the class D amplifier This phenomenon is most evident at low audio frequencies and when both channels are operating at the same frequency and phase At low levels power supply pumping results in d...

Page 11: ...values given in Table 1 In the typical application an input capacitor I is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation In this case CI and the...

Page 12: ...ency at a rate of 20dB decade The cutoff frequency is determined by fc 1 2 CoZL Table 2 shows some common component values and the associated cutoff frequencies Table 2 Common Filter Responses CSE DC...

Page 13: ...maximum gate to source voltage for the NMOS output transistors is not exceeded one internal regulator clamps the gate voltage One 1 F capacitor must be connected from VCLAMP pin 11 for PWP and pin 9 f...

Page 14: ...e device enters into the shutdown state and the outputs are disabled This is not a latched fault The thermal fault is cleared once the temperature of the die is reduced by 30 C The device begins norma...

Page 15: ...ble of measuring the entire audio bandwidth A regulated dc power supply is used to reduce the noise and distortion injected into the APA through the power pins A System Two audio measurement system AP...

Page 16: ...Hz 20 kHz RL b Traditional Class D Class D APA Signal Generator Power Supply RL Lfilt Cfilt TPA3122D2 SLOS527A DECEMBER 2007 REVISED DECEMBER 2007 Figure 30 Audio Measurement Systems 16 Submit Docume...

Page 17: ...and the other to an amplifier input output The generator should have unbalanced outputs and the signal should be referenced to the generator ground for best results Unbalanced or balanced outputs can...

Page 18: ...it The generator should have balanced outputs and the signal should be balanced for best results An unbalanced output can be used but it may create a ground loop that affects the measurement accuracy...

Page 19: ...S Exempt This component has a RoHS exemption for either 1 lead based flip chip solder bumps used between the die and package or 2 lead based die adhesive used between the die and leadframe The compone...

Page 20: ......

Page 21: ...ce TI is not responsible or liable for any such statements TI products are not authorized for use in safety critical applications such as life support where a failure of the TI product would reasonabl...

Reviews: