background image

User’s Guide

TLV3811EVM User’s Guide

ABSTRACT

The TLV3811EVM is an evaluation board designed to evaluate the high-speed TLV3811 comparator. The 
TLV3811EVM has layout options intended to make it simple to evaluate timing performance with different 
measurement tools. The output of the TLV3811 is designed for low-voltage differential signals (LVDS) that 
provide high-speed signals to interconnect devices such as FPGAs with minimal power dissipation.

Table of Contents

1 Introduction

.............................................................................................................................................................................

2

1.1 Features.............................................................................................................................................................................

2

1.2 EVM Specifications............................................................................................................................................................

3

2 How to Make a TPHL Propagation Delay Measurement With Split Supplies

....................................................................

4

3 Board Setup

.............................................................................................................................................................................

6

3.1 Supply Voltage...................................................................................................................................................................

6

3.2 Inputs.................................................................................................................................................................................

7

3.3 Outputs...............................................................................................................................................................................

8

4 Layout Guidelines

...................................................................................................................................................................

9

5 Schematic

..............................................................................................................................................................................

11

6 Bill of Materials

.....................................................................................................................................................................

12

List of Figures

Figure 1-1. TLV3811EVM Board Top View..................................................................................................................................

2

Figure 1-2. TLV3811 Block Diagram............................................................................................................................................

2

Figure 1-3. TLV3811EVM Pin Assignments.................................................................................................................................

3

Figure 2-1. TLV3811 EVM Propagation Delay Setup...................................................................................................................

4

Figure 2-2. Quick Start Example..................................................................................................................................................

5

Figure 3-1. TLV3811EVM Supply Voltage Connection................................................................................................................

6

Figure 3-2. Input Side Schematic Without Optional Resistors R2 and R3...................................................................................

7

Figure 3-3. Configuration for LVDS Inputs Using the Unused Pads of R2 and R3......................................................................

7

Figure 3-4. Output Side Schematic..............................................................................................................................................

8

Figure 4-1. Layers........................................................................................................................................................................

9

Figure 4-2. TLV3811 EVM Block Diagram.................................................................................................................................

10

Figure 5-1. TLV3811 EVM Schematic........................................................................................................................................

11

List of Tables

Table 6-1. BOM..........................................................................................................................................................................

12

Trademarks

All trademarks are the property of their respective owners.

www.ti.com

Table of Contents

SNOU189 – MAY 2022

Submit Document Feedback

TLV3811EVM User’s Guide

1

Copyright © 2022 Texas Instruments Incorporated

Summary of Contents for TLV3811EVM

Page 1: ...ts 8 4 Layout Guidelines 9 5 Schematic 11 6 Bill of Materials 12 List of Figures Figure 1 1 TLV3811EVM Board Top View 2 Figure 1 2 TLV3811 Block Diagram 2 Figure 1 3 TLV3811EVM Pin Assignments 3 Figur...

Page 2: ...vide high speed signals to interconnect devices such as FPGAs with minimal power dissipation Figure 1 1 TLV3811EVM Board Top View 1 1 Features Low Propagation Delay Low Overdrive Dispersion High Toggl...

Page 3: ...kes it easy to measure propagation delay since the reference voltage is known to be 0V Single supply option still available High Speed Functional Generator with fast rise fall time recommended 500 ps...

Page 4: ...a 50 mV overdrive and 50 mV underdrive Disable the signal generator output Connect the signal generator output to IN 5 Connect the inverting input IN to ground to establish the threshold for the compa...

Page 5: ...OUT reaches 0 V The propagation delay was measured at approximately 206 ps with the setup described Channel 4 OUT Channel 1 100mV peak to peak VOD 50mV VUD 50mV 10MHz Channel 3 OUT Figure 2 2 Quick St...

Page 6: ...tion The recommended voltage range is from 2 7 V to 5 5 V Connect VCC VEE and SYS_GND using TP1 TP2 and TP3 respectively Figure 3 1 TLV3811EVM Supply Voltage Connection Board Setup www ti com 6 TLV381...

Page 7: ...y the input signal generator otherwise they can be left uninstalled R1 0 R4 0 GND IN _SENSE IN _SENSE VCC VEE IN IN GND Figure 3 2 Input Side Schematic Without Optional Resistors R2 and R3 Additionall...

Page 8: ...charging and discharging of the capacitors A higher duty cycle will result in a higher DC output voltage because the capacitors are charging more than they are discharging GND VCC VEE C7 0 1uF C8 0 1u...

Page 9: ...lines Top Layer GND 1 Layer GND 2 Layer Bottom Layer Figure 4 1 Layers www ti com Layout Guidelines SNOU189 MAY 2022 Submit Document Feedback TLV3811EVM User s Guide 9 Copyright 2022 Texas Instruments...

Page 10: ..._GND IN IN IN _SENSE IN _SENSE VCC VEE SYS_GND Figure 4 2 TLV3811 EVM Block Diagram Layout Guidelines www ti com 10 TLV3811EVM User s Guide SNOU189 MAY 2022 Submit Document Feedback Copyright 2022 Tex...

Page 11: ...5 Schematic Figure 5 1 TLV3811 EVM Schematic www ti com Schematic SNOU189 MAY 2022 Submit Document Feedback TLV3811EVM User s Guide 11 Copyright 2022 Texas Instruments Incorporated...

Page 12: ...5 J6 6 SMA Connector Receptacle Female Socket 50Ohm Board Edge End Launch Solder 0732511150 Molex Inc J7 J8 2 Header 100mil 2x1 Gold TH Header 2 54mm 2x1 TH HMTSW 102 07 G S 240 Samtec LBL1 1 Thermal...

Page 13: ...ther than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control tec...

Page 14: ...These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not in...

Page 15: ...instructions set forth by Radio Law of Japan which includes but is not limited to the instructions below with respect to EVMs which for the avoidance of doubt are stated strictly for convenience and s...

Page 16: ...any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electr...

Page 17: ...R DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthe...

Page 18: ...change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of thes...

Reviews: