manualshive.com logo in svg

Texas Instruments TAS5753MDEVM, User Manual, Page: 21 / 29

Share
Download
Texas Instruments TAS5753MDEVM User Manual Download Page 21

FROM

PurePath

Console Mother Board

BTL_R+

BTL_L-

BTL_R-

0.01µF

C20

PDN

LRCLK
SCLK
SDIN

SCL
SDA

RST

18.0k

R3

GND

PVDD

BTL_L+

J1

OUT

GND

GND

GND

OUTA1

OUTD1

MCLK

GND

GND

GND

+3.3V

4700pF

C14

GND

0.047µF

C13

4700pF

C12

470

R1

4.7µF

C19

0.1µF

C18

1µF

C17

GND

0.1µF

C10

0.1µF

C8

GND

GND

GND

PVDD

0.047µF

C15

OUTB1

OUTB1

OUTA1

470

R2

BSTA2

BSTB2

BSTC2

BSTD3

4.7µF

C7

GND

SCL
SDA

ADR1/FAULT

DR_SD

RST

MCLK

SDIN

ADR1/FAULT

220µF

C1

4.7µF

C9

220µF

C2

0.1µF

C3

0.1µF

C4

2200pF

C11

GND

GND

0.01µF

C21

OUTC1

0.01µF

C22

OUTC1

0.01µF

C23

OUTD1

GND

GND

DR_INA

DR_INB

PDN

GND

0.1µF

C6

4.7µF

C5

GND

+3.3V

+3.3V

1.5µF

C32

1.5µF

C33

10.0k

R5

10.0k

R4

DR_INA

DR_SD

0.1µF

C16

1µF

C31

10.0k

R7

10.0k

R6

0.68µF

C24

C26

DNP

DNP

0.68µF

C25

0.68µF

C27

0.68µF

C28

C29

DNP

DNP

DR_INB

1000pF

C34

DNP

DNP

1000pF

C35

DNP

DNP

220pF

C36

DNP

DNP

220pF

C37

DNP

DNP

GND

DRIVER

1µF

C30

LRCLK
SCLK

DRCP

DRCN

DRIN_A

DRIN_B

DRVSS

2nd ORDER

LPF OPTION

DR_OUTA

DR_OUTB

J2

OUT

PGND

1

SPK_OUTA

2

BSTRPA

3

PVDD

4

TEST1

5

TEST2

6

DR_INA

7

DR_OUTA

8

DR_OUTB

9

DR_INB

10

DR_VSS

11

DR_CN

12

DR_CP

13

DRVDD

14

PLL_GND

15

PLL_FLTM

16

PLL_FLTP

17

AVDD_REG1

18

AVDD

19

ADR/FAULT

20

MCLK

21

OSC_RES

22

OSC_GND

23

DVDD_REG

24

PDN

25

LRCLK

26

SCLK

27

SDIN

28

SDA

29

SCL

30

NC

31

RST

32

TEST3

33

DVDD

34

DGND

35

AGND

36

AVDD_REG2

37

SSTIMER

38

DR_SD

39

GVDD_REG

40

PVDD

41

BSTRPD

42

SPK_OUTD

43

PGND

44

SPK_OUTC

45

BSTRPC

46

BSTRPB

47

SPK_OUTB

48

PAD

49

U1

TAS5753MDDCAR

15µH

L1

15µH

L2

15µH

L3

15µH

L4

Copyright © 2016, Texas Instruments Incorporated

www.ti.com

Board Layout, Bill of Materials, and Schematic

21

SLAU683 – May 2016

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

TAS5753MD Evaluation Module

4.3

Schematic

Figure 19

through

Figure 21

show the TAS5753MDEVM schematics.

Figure 19. TAS5753MDEVM Stereo Device

Summary of Contents for TAS5753MDEVM

Page 1: ...ment the abbreviation EVM and the term evaluation module are synonymous with the TAS5753MDEVM evaluation module unless otherwise noted space space Contents 1 Overview 2 2 EVM Setup 3 3 Using the TAS5753MDEVM with PurePath Console 3 4 4 Board Layout Bill of Materials and Schematic 14 List of Figures 1 TAS5753MD Evaluation Board 2 2 Evaluation Module and PurePath Console Motherboard Connection 3 3 T...

Page 2: ...The EVM is configured in Two Device 2 1 mode with one stereo device using bridge tied load for left and right channels and one mono device configured for mono applications such as higher power full range speakers or subwoofers The device operating in stereo mode has the headphone line driver option available via a 3 5 mm plug connector The EVM is used in conjunction with the PurePath Console Mothe...

Page 3: ... Integrated heaphone line driver amplifier 2 EVM Setup Figure 2 illustrates the EVM setup Figure 2 Evaluation Module and PurePath Console Motherboard Connection 2 1 Requirements The following are required to operate and test this EVM TAS5753MDEVM board PurePath Console motherboard Banana cable or bare wire lead pair for PVDD GND connection via five way binding posts Speaker cable with JST VHR 2N c...

Page 4: ... Connect an audio source to the PPCMB this is not necessary if the source is USB audio Connect the speakers to the outputs of the EVM 3 Using the TAS5753MDEVM with PurePath Console 3 3 1 TAS5753MD Application Connection The TAS5753MD application is available in PPC3 after correct installation and approval Sign into PPC3 to gain access to the TAS5753MD application installer After installing the TAS...

Page 5: ...Close the application walkthrough at any time by clicking on the x mark at the top right corner of the pop up Navigate through the previous and next sections in the page by clicking on the left or right arrows Figure 4 TAS5753MD Application Home Window 3 3 Hardware Checks The following window verifies the correct connection of the evaluation module checking if the hardware is correctly configured ...

Page 6: ... 1 Table 1 Available Sample Rates for Each Digital Input Input Sampling rates available USB in 48 kHz Optical In 48 kHz 44 1 kHz Coax In 48 kHz 44 1 kHz Although PPCMB operating range is up to 192 kHz the available sample rates are limited to theTAS5753MD The headphone output of the stereo amplifier can be turned on or off in the Audio I O window The source for the headphone output of the evaluati...

Page 7: ...ffered in mono mode the user can select also if the left or right channel from the digital audio processor drives the power stage of the amplifier When performing the Reset tuning function the devices are configured with the default settings By default both devices are configured with a master volume gain of 10 dB multiband AGLs are set to 0 dB while full band AGL is set to 1 dB Stereo device equa...

Page 8: ...e I C Monitor by clicking the I C Monitor icon in the bottom bar in any of the pages Equalizer The Equalizer window allows the configuration and setting of the different Biquads available in the audio processing of the device By default all the equalizers are turned off in the stereo device while for the mono device a 120 Hz low pass filter is implemented by default with EQ1 Figure 6 Equalizer Win...

Page 9: ... 24 V PVDD 8 Ω load 15 W with 19 6 V PVDD 6 Ω load 10 W with 19 6 V PVDD 6 Ω load The filters used for the multiband AGL crossover are configured according to the specific need By default the three band crossover frequencies are set to 300 Hz and 3 kHz using second order Linkwitz Riley filters This filter type was chosen so the total sum of the three band signals has a flat response without having...

Page 10: ...different configuration for left and right channels for the stereo device An Input Output chart is available to easily configure the threshold levels for each band Drag and select each threshold and fine tune the desired threshold level by controlling the levels in the lower part of the window Modify the Softening parameter to configure the sharpness of the compression knee of the AGL Attack and r...

Page 11: ...ated to the selected device that is stereo or mono Manual changes to the register values is accomplished by double clicking in the desired bit to change Clicking on Read All Registers allows monitoring of the register status of the amplifier The Fields section shows the register name and a brief description of each bit that affects the selected register 3 7 Direct I C This tool manually reads and ...

Page 12: ...ion is enabled The log tab has different options sp Search search for a particular command Save to a file saves the log as a config file to the PC Delete Output clears the log history Copy to a Clipboard copies the log text to the clipboard Start Recording starts recording the I C transactions and displays them in the log window Stop Recording stops recording I C transactions 3 8 End System Integr...

Page 13: ...ation modes for the device in the end system In order to achieve this first select the desired snapshot then go to the End System Integration window and generate the configuration file In System Debugging This tool helps debug the device when integrated in the end system This is possible by connecting the I C signals of the end system device to the SCL SDA and GND test points of PPCMB Limited feat...

Page 14: ...ide of the board on the bottom face The EVM features three connectors at the right side of the board used for the connection of the speakers and loads that are used together with the EVM These connectors correspond to left and right channel of the stereo device and the single output of the mono device The board has two standoffs located on each corner of the right side allowing structural stabilit...

Page 15: ...ate the devices in AD mode by populating the optional AD capacitors C26 C29 and C65 in the evaluation module The I C address of the devices can be changed as well if required By default the stereo device has an address of 0x56 and the mono device address is 0x54 Resistors R18 R19 R20 and R21 determine the address of each amplifier Refer to the schematic of the evaluation module for more informatio...

Page 16: ...683 May 2016 Submit Documentation Feedback Copyright 2016 Texas Instruments Incorporated TAS5753MD Evaluation Module 4 1 TAS5753MDEVM Board Layout Figure 13 through Figure 18 show the PCB layouts Figure 13 TAS5753MDEVM Top Composite Figure 14 TAS5753MDEVM Top Layer ...

Page 17: ...Bill of Materials and Schematic 17 SLAU683 May 2016 Submit Documentation Feedback Copyright 2016 Texas Instruments Incorporated TAS5753MD Evaluation Module Figure 15 TAS5753MDEVM Ground Layer Figure 16 TAS5753MDEVM Power Layer ...

Page 18: ...als and Schematic www ti com 18 SLAU683 May 2016 Submit Documentation Feedback Copyright 2016 Texas Instruments Incorporated TAS5753MD Evaluation Module Figure 17 TAS5753MDEVM Bottom Layer Figure 18 TAS5753MDEVM Bottom Composite ...

Page 19: ... 12 C30 C31 C75 3 1uF C1005X5R1A105K050BB TDK CAP CERM 1 µF 10 V 10 X5R 0402 0402 13 C32 C33 2 1 5uF C1005X5R1A155K050BC TDK CAP CERM 1 5 µF 10 V 10 X5R 0402 0402 14 C38 C39 2 390uF UCL1V391MNL1GS Nichicon CAP AL 390 µF 35 V 20 0 08 ohm SMD 10x10 15 C66 1 0 1uF C1005X7R1H104K050BB TDK CAP CERM 0 1uF 50V 10 X7R 0402 0402 16 H1 H2 2 MPMS 003 0005 PH B F Fastener Supply MACHINE SCREW PAN PHILLIPS M3 ...

Page 20: ...F GRM1555C1H102JA01D Murata CAP CERM 1000 pF 50 V 5 C0G NP0 0402 0402 32 C36 C37 0 220pF GRM1555C1H221JA01D Murata CAP CERM 220 pF 50 V 5 C0G NP0 0402 0402 33 C67 C68 C69 C70 C71 C72 C73 C74 0 330pF GRM1885C1H331JA01D Murata CAP CERM 330 pF 50 V 5 C0G NP0 0603 0603 34 FID1 FID2 FID3 FID4 FID5 FID6 0 N A N A Fiducial mark There is nothing to buy or mount Fiducial 35 R14 0 10 0k CRCW040210K0FKED Vis...

Page 21: ...220pF C36 DNP DNP 220pF C37 DNP DNP GND DRIVER 1µF C30 LRCLK SCLK DRCP DRCN DRIN_A DRIN_B DRVSS 2nd ORDER LPF OPTION DR_OUTA DR_OUTB J2 OUT PGND 1 SPK_OUTA 2 BSTRPA 3 PVDD 4 TEST1 5 TEST2 6 DR_INA 7 DR_OUTA 8 DR_OUTB 9 DR_INB 10 DR_VSS 11 DR_CN 12 DR_CP 13 DRVDD 14 PLL_GND 15 PLL_FLTM 16 PLL_FLTP 17 AVDD_REG1 18 AVDD 19 ADR FAULT 20 MCLK 21 OSC_RES 22 OSC_GND 23 DVDD_REG 24 PDN 25 LRCLK 26 SCLK 27...

Page 22: ...DR2 FAULT PDN LRCLK SCLK C65 DNP DNP PGND 1 SPK_OUTA 2 BSTRPA 3 PVDD 4 TEST1 5 TEST2 6 DR_INA 7 DR_OUTA 8 DR_OUTB 9 DR_INB 10 DR_VSS 11 DR_CN 12 DR_CP 13 DRVDD 14 PLL_GND 15 PLL_FLTM 16 PLL_FLTP 17 AVDD_REG1 18 AVDD 19 ADR FAULT 20 MCLK 21 OSC_RES 22 OSC_GND 23 DVDD_REG 24 PDN 25 LRCLK 26 SCLK 27 SDIN 28 SDA 29 SCL 30 NC 31 RST 32 TEST3 33 DVDD 34 DGND 35 AGND 36 AVDD_REG2 37 SSTIMER 38 DR_SD 39 G...

Page 23: ...AULT ADR2 FAULT RST GND GND 3 3V 2 00k R16 DNP DNP 3 3V 2 00k R17 DNP DNP 18 R23 DNP DNP 330pF C67 DNP DNP GND SNUBBER OPTION OUTB1 OUTA1 OUTD1 OUTC1 OUTB2 OUTA2 18 R24 DNP DNP 330pF C68 DNP DNP 18 R25 DNP DNP 330pF C69 DNP DNP 18 R26 DNP DNP 330pF C70 DNP DNP 18 R27 DNP DNP 330pF C71 DNP DNP 18 R28 DNP DNP 330pF C72 DNP DNP 47k R22 0 R12 1 2 J5 Dual Banana OUTD2 OUTC2 18 R29 DNP DNP 330pF C73 DNP...

Page 24: ...ring the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty If TI elects to repair or replace such EVM TI shall have a reasonable time to repair such EVM or provide replacements Repaired EVMs shall be warranted for the remainder of the original warranty period Replaced EVMs shall be warranted for a new full ninety 90 day warranty period 3 ...

Page 25: ... by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated Antenna types not included in this list having a gain greater than the maximum gain indicated for that type are strictly prohibited for use with this device Concernant les EVMs avec antennes détachables Conformément à la rég...

Page 26: ... connecting any load to the EVM output If there is uncertainty as to the load specification please contact a TI field representative During normal operation even with the inputs and outputs kept within the specified allowable ranges some circuit components may have elevated case temperatures These components include but are not limited to linear regulators switching transistors pass transistors cu...

Page 27: ...F REMOVAL OR REINSTALLATION ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES RETESTING OUTSIDE COMPUTER TIME LABOR COSTS LOSS OF GOODWILL LOSS OF PROFITS LOSS OF SAVINGS LOSS OF USE LOSS OF DATA OR BUSINESS INTERRUPTION NO CLAIM SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED 8 2 Specific Limitations IN NO EVENT SHALL T...

Page 28: ...esponsible for compliance with all legal regulatory and safety related requirements concerning its products and any use of TI components in its applications notwithstanding any applications related information or support that may be provided by TI Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failur...

Page 29: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Texas Instruments TAS5753MDEVM ...

Reviews:

No comments