manualshive.com logo in svg

Texas Instruments SRC4194EVM, User Manual

The Texas Instruments SRC4194EVM, an advanced audio demonstration board, comes with a comprehensive User Manual for seamless usage. This essential manual is available for free download at manualshive.com, providing valuable insights and instructions to maximize the potential of this outstanding product.

Share
Download
background image

Schematic

4-4

Figure 4−2. SRC4194EVM Schematic Diagram, Page 2 of 2

C

1

CD/

F1

2

CC/

F0

3

CB/

E

2

4

CA

/E

1

5

C0

/E

0

6

VD

D

7

DGND

8

RX

P

9

RX

N

10

FS

Y

N

C

11

SC

K

12

CS1

2

/F

CK

13

U

14

CBL

15

SEL

16

M3

17

M2

18

MC

K

19

FI

L

T

20

AG

ND

21

VCC

22

M0

23

M1

24

ER

F

25

SDAT

A

26

CE/

F

2

27

VE

R

F

28

U14

CS841

4−

CS

G

1

A1

2

Y1

18

A2

4

Y2

16

A3

6

Y3

14

A4

8

Y4

12

VCC

20

GND

10

U1

2

A

SN7

4

ALVC

24

4PW

G

19

A1

11

Y1

9

A2

13

Y2

7

A3

15

Y3

5

A4

17

Y4

3

U1

2

B

SN74

AL

VC24

4

P

W

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

GND

10

DI

R

1

VCC

20

OE

19

U11

SN7

4

ALVC2

45PW

G

1

A1

2

Y1

18

A2

4

Y2

16

A3

6

Y3

14

A4

8

Y4

12

VCC

20

GND

10

U1

3

A

SN

74

L

V

C

2

4

4

AP

W

G

19

A1

11

Y1

9

A2

13

Y2

7

A3

15

Y3

5

A4

17

Y4

3

U13

B

S

N

74

LV

C

2

4

4

A

P

W

J6

AE

S

IN

A

R10

75

C4

0.

0

1

u

F

C5

0.

0

1

u

F

C4

9

0.

1

u

F

C4

5

0.

1

u

F

C1

5

1

0uF

C1

8

10

uF

+5

V

+5

V

D5

LO

C

K

A

R1

6

47

5

+5

V

R1

7

47

5

C7

2

0

.06

8u

F

C61

0.

1

u

F

VI

O

RN1

7

10

0

2

4

6

1

3

5

7

8

9

10

J5

IN

P

U

TP

O

R

TA

VI

O

C5

5

0.

1

u

F

VI

O

C5

6

0.

1

u

F

C

1

CD/

F1

2

CC/

F0

3

CB/

E

2

4

CA

/E

1

5

C0

/E

0

6

VD

D

7

DGND

8

RX

P

9

RX

N

10

FS

Y

N

C

11

SC

K

12

CS1

2

/F

CK

13

U

14

CBL

15

SEL

16

M3

17

M2

18

MC

K

19

FI

L

T

20

AG

ND

21

VCC

22

M0

23

M1

24

ER

F

25

SDAT

A

26

CE/

F

2

27

VE

R

F

28

U24

CS841

4−

CS

G

1

A1

2

Y1

18

A2

4

Y2

16

A3

6

Y3

14

A4

8

Y4

12

VCC

20

GND

10

U2

2

A

SN7

4

ALVC

24

4PW

G

19

A1

11

Y1

9

A2

13

Y2

7

A3

15

Y3

5

A4

17

Y4

3

U2

2

B

SN74

AL

VC24

4

P

W

A1

2

A2

3

A3

4

A4

5

A5

6

A6

7

A7

8

A8

9

B1

18

B2

17

B3

16

B4

15

B5

14

B6

13

B7

12

B8

11

GND

10

DI

R

1

VCC

20

OE

19

U2

1

SN7

4

ALVC2

45PW

G

19

A1

11

Y1

9

A2

13

Y2

7

A3

15

Y3

5

A4

17

Y4

3

U23

B

S

N

74

LV

C

2

4

4

A

P

W

J1

1

AE

S

IN

B

R11

75

C6

0.

0

1

u

F

C7

0.

0

1

u

F

C5

0

0.

1

u

F

C4

6

0.

1

u

F

C1

6

1

0uF

C1

9

10

uF

+5

V

+5

V

D6

LO

C

K

B

R1

8

47

5

+5

V

R1

9

47

5

C7

3

0

.06

8u

F

RN2

0

10

0

2

4

6

1

3

5

7

8

9

10

J1

0

IN

P

U

TP

O

R

TB

VI

O

C5

7

0.

1

u

F

VI

O

C5

8

0.

1

u

F

G

1

A1

2

Y1

18

A2

4

Y2

16

A3

6

Y3

14

A4

8

Y4

12

VCC

20

GND

10

U23

A

SN74

L

V

C24

4

APW

C7

0

0.

1

u

F

VI

O

2

4

5

3

U2

7

SN7

4

LVC1G0

4

D

BV

1OE

1

1A

2

1Y

3

2OE

4

2A

5

2Y

6

GN

D

7

3Y

8

3A

9

3OE

10

4Y

11

4A

12

4OE

13

VCC

14

U26

SN74

A

L

VC12

5

P

W

VDD1

1

SCKO2

2

SCKO3

3

DGN

D

1

4

FS

1

5

FS

2

6

SR

7

VCC

8

AGND

9

XT

1

10

XT

2

11

CSEL

12

VDD2

13

MC

K

O

1

14

MC

K

O

2

15

DGND

2

16

DGND

3

17

SCKO1

18

SCKO0

19

VDD3

20

U2

5

P

L

L1

7

0

5D

B

Q

J1

2

SRC

A

EXT

CLOCK

R12

75

VI

O

C47

0.

1

u

F

VI

O

VI

O

C4

8

0.

1u

F

C51

0.

1

u

F

C20

1

0uF

REG

+

3.

3

V

C1

7

10

u

F

C54

0.

1uF

REG

+

3

.3V

X1

27

.0

0

0

M

H

z

C7

4

27

p

F

C75

27

p

F

C52

0.

1

u

F

C5

3

0.

1

u

F

1

2

3

4

5

6

J1

4

PO

W

E

R

S

U

P

P

L

IE

S

C6

2

0.

1

u

F

C6

4

0.

1

u

F

C6

3

0.

1

u

F

C71

0.

1

u

F

C8

2

10

0

u

F

C8

5

10

0

u

F

C8

4

10

0

u

F

C83

10

0uF

EX

T

V

IO

EXT

VDD3

3

EXT

VDD18

+5

V

VI

N

3

VOUT

2

GND

1

U32

REG

1

1

1

7

−3.

3

VI

N

3

VOUT

2

GND

1

U3

3

REG1

11

7A

−1.

8

C78

10

u

F

C7

9

10

u

F

C8

0

10

u

F

C81

10

u

F

REG

+

3

.3V

+5

V

REG

+

1

.8

V

+5

V

1

2

3

4

5

6

J1

5

1

2

3

4

5

6

J1

6

1

2

3

4

5

6

J1

7

VI

O

VD

D3

3

VD

D1

8

EX

T

V

IO

REG

+

3

.3V

REG

+

1.

8

V

EXT

VDD3

3

REG

+

3

.3

V

EXT

VDD1

8

REG

+

1

.8

V

2

4

5

3

U30

SN7

4

LVC1

G04

D

BV

1OE

1

1A

2

1Y

3

2OE

4

2A

5

2Y

6

GN

D

7

3Y

8

3A

9

3OE

10

4Y

11

4A

12

4OE

13

VCC

14

U29

SN74

A

L

VC12

5PW

VDD1

1

SCKO2

2

SCKO3

3

DGND1

4

FS

1

5

FS

2

6

SR

7

VCC

8

AGND

9

XT

1

10

XT2

11

CSEL

12

VDD

2

13

MCKO

1

14

MCKO

2

15

DGND2

16

DGND3

17

SCKO

1

18

SCKO

0

19

VDD

3

20

U2

8

PL

L

1

70

5

D

B

Q

J1

3

SRC

B

EXT

CLOCK

R14

75

VI

O

C6

5

0.

1u

F

VI

O

C59

0.

1uF

C66

0.

1uF

C2

1

10

u

F

REG

+

3

.3V

C22

10

uF

C69

0.

1u

F

REG

+

3.

3V

X2

27

.0

0

0

M

H

z

C7

6

27p

F

C77

27

p

F

C6

7

0.

1

u

F

C6

8

0.

1

u

F

1

20

2

19

3

18

4

17

5

16

6

15

7

14

8

13

9

12

10

11

SW

1

0

RN

1

2

10K

RN1

3

10

K

REG

+

3

.3

V

2

4

5

3

U3

1

SN7

4

L

V

C1

G

0

4DB

V

VI

O

C6

0

0.

1

u

F

R1

3

75

R15

75

SDI

N

A

A_

IM

/S

BCK

IA

L

RCKI

A

B_

IM

/S

BCKI

B

L

RCKI

B

SDI

N

B

B_

/D

IR

A_/

D

IR

REG

+

3.

3V

RCKI

B

RC

KI

A

RE

G

+

3

.3

V

Summary of Contents for SRC4194EVM

Page 1: ... July 2004 User s Guide SBAU096 ...

Page 2: ...tute a license from TI to use such products or services or a warranty or endorsement thereof Use of such information may require a license from a third party under the patents or other intellectual property of the third party or a license from TI under the patents or other intellectual property of TI Reproduction of information in TI data books or data sheets is permissible only if reproduction is...

Page 3: ... handling or use of the goods Please be aware that the products received may not be regulatory compliant or agency certified FCC UL CE etc Due to the open construction of the product it is the user s responsibility to take any and all appropriate precautions with regard to electrostatic discharge EXCEPT TO THE EXTENT OF THE INDEMNITY SET FORTH ABOVE NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR A...

Page 4: ...ncertainty as to the load specification please contact a TI field representative During normal operation some circuit components may have case temperatures greater than 70 C The EVM is designed to operate properly with certain components above 70 C as long as the input and output ranges are maintained These components include but are not limited to linear regulators switching transistors pass tran...

Page 5: ...the term EVM and the phrase evaluation module are synonymous with the SRC4194EVM Chapter 1 provides a product overview for the SRC4194 four channel asyn chronous sample rate converter The SRC4194EVM block diagram and pri mary features are also discussed Chapter 2 provides general information regarding EVM handling and unpack ing as well as absolute operating conditions for power supplies and input...

Page 6: ...contains cautions The information in a caution is provided for your protection Please read each caution carefully This is an example of a caution statement A caution statement describes a situation that could potentially damage your software or equipment ...

Page 7: ...00 477 8924 or the Product Information Center at 972 644 5580 When ordering identify the document s by both title and literature number Data Sheets Literature Number SRC4194 SBFS025A DIT4192 SBOS229B PLL1705 SLES046A REG1117 SBVS001B SN74ALVC125 SCES110E SN74ALVC244 SCES188B SN74ALVC245 SCES271B SN74LVC1G04 SCES214M SN74LVC1G08 SCES217L SN74LVC244A SCAS414U Additional Documentation The following d...

Page 8: ...est environment only It may generate use or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to sub part J of part 15 of the FCC regulations which are designed to provide reasonable protec tion against radio frequency interference Operation of this equipment in other environments may cause interference with radio communications in ...

Page 9: ...mum Operating Conditions 2 4 3 Hardware Description and Configuration 3 1 3 1 Power Supply Configuration 3 2 3 2 SRC4194 Configuration Modes 3 4 3 2 1 SRC4194 Hardware or Standalone Mode Configuration 3 4 3 2 2 SRC4194 Software Mode Configuration Via The Host Port 3 6 3 3 Audio Input Ports 3 7 3 4 Audio Output Ports 3 8 3 5 Reference Clock Generation 3 10 3 6 TDM Test Mode 3 11 4 Schematic PCB Lay...

Page 10: ...ematic Diagram Page 2 of 2 4 4 4 3 Top Side Silk Screen 4 5 4 4 Bottom Side Silk Screen 4 6 4 5 Top Layer Component Side 4 7 4 6 Ground Plane Layer 4 8 4 7 Power Layer 4 9 4 8 Bottom layer Solder Side 4 10 2 1 Absolute Operating Conditions 2 4 3 1 Common Configurations using a 5V Supply and an Optional EXT VIO Supply 3 3 3 2 Setting the Configuration Mode 3 4 3 3 Hardware Mode Setup Matrix Using S...

Page 11: ...r channel audio asynchronous sample rate converter as well as a general description and feature list for the SRC4194EVM Topic Page 1 1 SRC4194 Product Overview 1 2 1 2 SRC4194 Functional Block Diagram 1 3 1 3 SRC4194EVM Features 1 5 1 4 SRC4194EVM Functional Block Diagram 1 6 Chapter 1 ...

Page 12: ...de In Master mode the LRCK and BCK clocks are derived from the refer ence clock inputs either RCKIA or RCKIB The flexible configuration options for the input and output ports allows connection to a variety of audio data con verters digital audio interface devices and digital signal processors A bypass mode is included which allows audio data to be passed directly from the input port to the output ...

Page 13: ... to the re sampler The rate estimator compares the input and output sampling frequencies by comparing LRCKI LRCKO and a reference clock The results of the rate estimation are used to configure the re sampler coefficients and data pointers The output of the re sampler is passed on to either the decimation filter or direct down sampler function The decimation filter performs down sampling and antial...

Page 14: ... MUTEB Control SRC B SPI Port and Reset IFMTB0 IFMTB1 IFMTB2 OFMTB0 OFMTB1 OWLB0 OWLB1 BYPB H S RST VIO DGND VDD18 2 VDD33 2 DGND REGEN LRCKIA BCKIA SDINA RCKIA Input Serial Port Digital De Emphasis and Interpolation Filters Re Sampler Digital Decimation Filter Output Serial Port LRCKOA BCKOA SDOUTA TDMIA Rate Estimator fsOUT RDYB fsIN RATIOB LRCKIB BCKIB SDINB RCKIB Input Serial Port Digital De E...

Page 15: ...rd voltage regula tors or external supplies Buffered input and output serial ports support connection to external hard ware and test systems Two 75Ω AES3 inputs with onboard receivers supporting input sampling rates up to 108kHz Two 75Ω AES3 outputs supporting sampling rates up to 192kHz Flexible SRC reference clock generation using onboard PLL circuitry or external clock sources Supports hardware...

Page 16: ...ration details for the various hardware func tions included on the EVM board Figure 1 2 SRC4194EVM Functional Block Diagram AES3 Tx DIT4192 AES3 Tx DIT4192 AES3 Rx CS8414 AES3 Rx CS8414 PORT BUFFERS PORT BUFFERS PORT BUFFERS PORT BUFFERS SW8 SW8 SW6 SW6 H D R H D R H D R H D R AES OUT B AES OUT A AES IN B AES IN A OUTPUT PORT B OUTPUT PORT A INPUT PORT B INPUT PORT A SW4 SW5 SW10 SW10 SW1 SW2 4 CH...

Page 17: ...ovides information regarding SRC4194EVM handling and unpacking as well as absolute operating conditions Topic Page 2 1 Electrostatic Discharge Warning 2 2 2 2 Unpacking the EVM 2 3 2 3 Absolute Maximum Operating Conditions 2 4 Chapter 2 ...

Page 18: ...nts Many of the components on the SRC4194EVM are susceptible to damage by electrostatic discharge ESD Customers are advised to observe proper ESD handling procedures when unpacking and handling the EVM including the use of a grounded wrist strap at an approved ESD workstation Failure to ob serve ESD handling procedures may result in damage to EVM components ...

Page 19: ... check to make sure that the following items are included One SRC4194EVM One printed copy of the SRC4194 data sheet One printed copy of the SRC4194EVM User s Guide If any of these items are missing please contact the Texas Instruments Prod uct Information Center nearest you to inquire about replacements ...

Page 20: ...nd possibly the equipment connected to it Table 2 1 summarizes the critical data points Table 2 1 Absolute Operating Conditions MIN MAX UNIT Power Supplies 5V 4 5 6 0 V EXT 1 8V 1 65 2 0 V EXT 3 3V 3 0 3 6 V EXT VIO 1 1 65 3 6 V Input Port A and B Output Port A and B Host Port SRC A and B EXT Clock and DIT Clock A and B 1 VIH VIO 0 3 V VIL 0 3 V AES IN A and B Ports VIH 7 0 V VIL 0 5 V 1 VIO may b...

Page 21: ...SRC4194EVM Topic Page 3 1 Power Supply Configuration 3 2 3 2 SRC4194 Configuration Modes 3 4 SRC4194 Hardware or Standalone Mode Configuration 3 4 SCR4194 Software Mode Configuration Via The Host Port 3 6 3 3 Audio Input Ports 3 7 3 4 Audio Output Ports 3 8 3 5 Reference Clock Generation 3 10 3 6 TDM Test Mode 3 11 Chapter 3 ...

Page 22: ...ply Configuration and Jumpers 5V GND GND 1 8V 3 3V EXT VIO EXT VIO EXT 1 8V EXT 3 3V 5V REG 3 3V U33 U32 3 3V REG 1 8V REG REG 1 8V REG 1 8V REG 3 3V VIO 6 5 4 3 2 1 J14 J15 REG 3 3V VDD33 J16 REG 1 8V EXT 1 8V EXT 3 3V EXT VIO VDD18 J17 NC 1 NC 1 NOTE 1 NC not connected Referring to Figure 3 1 the SRC4194EVM includes two onboard linear volt age regulators U32 and U33 which are used to derive 1 8V...

Page 23: ...gulator U33 REG 1 8V 2 Core Voltage 1 8V using onboard regulator U33 NC REG 1 8V LO 2 VIO 3 3V using onboard regulator U32 REG 3 3V 3 Core Voltage 3 3V using onboard regulator U32 REG 3 3V NC HI 3 VIO 3 3V using onboard regulator U32 REG 3 3V 4 Core Voltage 1 8V using onboard regulator U33 NC REG 1 8V LO 4 VIO 1 65V to 3 6V using EXT VIO supply EXT VIO 5 Core Voltage 3 3V using onboard regulator U...

Page 24: ...set the dedicated control pins to either a low or high logic level The switches corre spond one to one with the pin names of the SRC4194 device Table 3 3 sum marizes the switch functions and available settings for each element of switch SW1 SW2 SW4 and SW5 In addition to the switches already mentioned a momentary pushbutton switch SW3 is used for the SRC4194 reset function The RST input pin 21 of ...

Page 25: ...bits HI HI 16 bits Bypass Mode LO Disabled HI Enabled Interpolation Filter Group Delay LO LO Buffer 64 samples before resampling HI LO Buffer 32 samples before resampling LO HI Buffer 16 samples before resampling HI HI Buffer 8 samples before resampling Decimation Mode LO Decimation Filter Enabled HI Direct Downsampling Enabled De Emphasis Filter Function LO LO Disabled HI LO Enabled for fs 48kHz ...

Page 26: ...r IC with tri state outputs The buffer outputs are enabled only when the H S element of switch SW2 is set to the LO state When H S is HI the buffer outputs are set to a high impedance state The Host Port header provides a convenient interface point for connection to an external host device such as a microprocessor a digital signal controller processor or a digital input output card installed in a ...

Page 27: ...ctors accept 75Ω coaxial cable connections terminated with RCA plugs The onboard AES3 receivers U14 and U24 recover audio clocks and data from the AES3 encoded input stream The receivers are configured to output 24 bit I2S formatted audio data with a serial bit or data clock rate of 64fs and a left right word clock rate of fs where fs is the frame or sampling rate of the incoming AES3 formatted da...

Page 28: ...AES3 transmit ters U7 and U17 provide the AES3 encoded data streams for each output Both transmitters are configured to accept 24 bit I2S formatted audio data at sampling rates up to 192kHz The AES OUT A and B output ports provide a convenient standard interface to consumer and professional audio equip ment as well as common audio test systems Figure 3 3 Output Port External Connections and Config...

Page 29: ...time division multiplexed TDM formatted audio data with word lengths up to 24 bits and sampling rates up to 212kHz The output ports may be operated in either Slave or Master mode but must match the output port setup for the SRC4194 device as de fined in Table 3 3 The buffered serial output ports provide a convenient meth od for interfacing to audio devices which support an audio serial data interf...

Page 30: ...f the EVM and are made available at the audio input and output ports for use by external hard ware Figure 3 4 Reference Clock Generation Connections and Configuration Switch SW10 A_PLL LO Use PLL U25 HI Use Ext Clock J12 Switch SW10 A_FS1 A_FS2 A_SR SCKO2 To RCKIA SRC A EXT CLOCK J12 FS1 FS2 SR U25 PLL1705DBQ Switch SW10 B_PLL LO Use PLL U28 HI Use Ext Clock J13 Switch SW10 B_CLK LO Use PLL or EXT...

Page 31: ...is provided to allow a simple onboard connection between SDOUTA pin 64 and TDMIB pin 52 This provides a test mode for evaluating the TDM output data format When J18 is shorted the TDMIB pin at header J7 should be floating with no external connection ...

Page 32: ...3 12 ...

Page 33: ... chapter provides the electrical schematic and physical layout information for the SRC4194EVM The bill of materials is included for component and manufacturer reference Topic Page 4 1 Schematic 4 2 4 2 PCB Layout 4 5 4 3 Bill of Materials 4 11 Chapter 4 ...

Page 34: ...Schematic 4 2 4 1 Schematic The electrical schematic for the SRC4194EVM is shown in Figure 4 1 and Figure 4 2 Descriptions of the components shown on the schematics are listed in Table 4 1 ...

Page 35: ...3 14 A4 8 Y4 12 VCC 20 GND 10 U6A SN74ALVC244PW G 19 A1 11 Y1 9 A2 13 Y2 7 A3 15 Y3 5 A4 17 Y4 3 U6B SN74ALVC244PW CSS 1 COPY C 2 L 3 CLK1 4 CLK0 5 MCLK 6 VIO 7 DGND 8 FMT0 9 FMT1 10 SCLK 11 SYNC 12 SDATA 13 M S 14 MODE 28 U 27 V 26 BLS 25 BLSM 24 EMPH 23 AUDIO 22 MONO 21 MDAT 20 VDD 19 TX 18 TX 17 DGND 16 RST 15 U7 DIT4192IPW 1 2 4 5 3 U8 SN74LVC1G08DBV 1OE 1 1A 2 1Y 3 2OE 4 2A 5 2Y 6 GND 7 3Y 8 ...

Page 36: ...F 5V 5V D6 LOCK B R18 475 5V R19 475 C73 0 068uF RN20 100 2 4 6 1 3 5 7 8 9 10 J10 INPUT PORT B VIO C57 0 1uF VIO C58 0 1uF G 1 A1 2 Y1 18 A2 4 Y2 16 A3 6 Y3 14 A4 8 Y4 12 VCC 20 GND 10 U23A SN74LVC244APW C70 0 1uF VIO 2 4 5 3 U27 SN74LVC1G04DBV 1OE 1 1A 2 1Y 3 2OE 4 2A 5 2Y 6 GND 7 3Y 8 3A 9 3OE 10 4Y 11 4A 12 4OE 13 VCC 14 U26 SN74ALVC125PW VDD1 1 SCKO2 2 SCKO3 3 DGND1 4 FS1 5 FS2 6 SR 7 VCC 8 A...

Page 37: ...uit board PCB with the following layer structure Layer 1 Top Component Side Layer 2 Ground Plane Layer 3 Power Layer 4 Bottom Solder Side Figure 4 3 through Figure 4 8 show the top side silk screen along with the top ground plane power and bottom layers of the printed circuit assembly Figure 4 3 Top Side Silk Screen ...

Page 38: ...PCB Layout 4 6 Figure 4 4 Bottom Side Silk Screen ...

Page 39: ...PCB Layout 4 7 Schematic PCB Layout and Bill of Materials Figure 4 5 Top Layer Component Side ...

Page 40: ...PCB Layout 4 8 Figure 4 6 Ground Plane Layer ...

Page 41: ...PCB Layout 4 9 Schematic PCB Layout and Bill of Materials Figure 4 7 Power Layer ...

Page 42: ...PCB Layout 4 10 Figure 4 8 Bottom layer Solder Side ...

Page 43: ... X7R Ceramic 0 1µF 10 16WV Size 0603 5 10µF C8 C22 C78 C81 19 Kemet T491A106K010AS Chip Capacitor Tantalum 10µF 10 10WV Size A 6 100µF C82 C85 4 Kemet T491D107K010AS Chip Capacitor Tantalum 100µF 10 10WV Size D 7 J1 J2 J5 J7 J10 5 Samtec TSW 105 07 G D Terminal Strip 10 pin 5x2 8 J3 J6 J8 J11 4 CUI Stack RCJ 041 RCA Jack PC Mount Black 9 J4 J9 J12 J13 4 Kings Electronics KC 79 274 M06 BNC Connecto...

Page 44: ...sistors 21 10kΩ RN2 RN4 RN6 RN8 RN10 RN11 RN12 7 CTS 741X163103JCT ND Thick Film Chip Resistor Array 10kΩ 16 terminal 8 resistors 22 10kΩ RN3 RN5 RN7 RN9 RN13 5 CTS 741X083103JCT ND Thick Film Chip Resistor Array 10kΩ 8 terminal 4 resistors 23 SW1 SW2 SW4 SW5 5 ITT C K Switch TDA10H0SK1 DIP Switch 10 Position Half Pitch Surface Mount Tape Sealed 24 SW6 SW8 2 ITT C K Switch TDA08H0SK1 DIP Switch 8 ...

Page 45: ...VC125PW Quad Buffer with Tri State Outputs 33 U13 U23 2 Texas Instruments SN74LVC244APW Octal Buffer Driver with Tri State Outputs 34 U14 U24 2 Cirrus Logic CS8414 CS 96kHz Digital Audio Interface Receiver 35 U25 U28 2 Texas Instruments PLL1705DBQ Dual PLL Multiclock Generator 36 U32 1 Texas Instruments REG1117 3 3 3 3V Linear Voltage Regulator 37 U33 1 Texas Instruments REG1117A 1 8 1 8V Linear V...

Reviews:

No comments

Related manuals for SRC4194EVM

Quectel LC76G Series User Manual preview
LC76G Series
Brand: Quectel Pages: 34
ON Semiconductor AR0140CS2M00AUEAH3-GEVB User Manual preview
AR0140CS2M00AUEAH3-GEVB
Brand: ON Semiconductor Pages: 5
PC Partner 35891900 Series Manual preview
35891900 Series
Brand: PC Partner Pages: 16
QDI P6I440BX/B1S Manual preview
P6I440BX/B1S
Brand: QDI Pages: 23
MSI MS-6764 User Manual preview
MS-6764
Brand: MSI Pages: 96
Aaeon ITP11 User Manual preview
ITP11
Brand: Aaeon Pages: 44
Biostar TA970 Setup Manual preview
TA970
Brand: Biostar Pages: 51
ASROCK CONROE1333-ESATA2 Quick Installation Manual preview
CONROE1333-ESATA2
Brand: ASROCK Pages: 226
Texas Instruments DRV8899-Q1 User Manual preview
DRV8899-Q1
Brand: Texas Instruments Pages: 11
MSI Baby AT SI19 Owner'S Manual preview
Baby AT SI19
Brand: MSI Pages: 104
Vox PMB-472LF User Manual preview
PMB-472LF
Brand: Vox Pages: 93
Foxconn Rattler User Manual preview
Rattler
Brand: Foxconn Pages: 111
TYAN S2692 User Manual preview
S2692
Brand: TYAN Pages: 74
ASROCK FM2A75M-DGS R2.0 Quick Installation Manual preview
FM2A75M-DGS R2.0
Brand: ASROCK Pages: 59
Asus M3A78-CM - Motherboard - Micro ATX User Manual preview
M3A78-CM - Motherboard - Micro ATX
Brand: Asus Pages: 96
Asus M3A78 PRO User Manual preview
M3A78 PRO
Brand: Asus Pages: 116
Asus M2N68 SE User Manual preview
M2N68 SE
Brand: Asus Pages: 60
Asus M2A-VM HDMI User Manual preview
M2A-VM HDMI
Brand: Asus Pages: 100

Brands by name

Popular brands

Load more brands