Texas Instruments OMAP36 Series, Technical Reference Manual, Page: 986 / 3738

Public Version
IVA2.2 Subsystem Register Manual
www.ti.com
5.5.8.2 WUGEN Register Descriptions
Table 5-491. WUGEN_REVISION
Address Offset 0x000
Physical address 0x01C2 1000 Instance IVA2.2 WUGEN
Description This register contains the IP revision code
Type R
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved REV
Bits Field Name Description Type Reset
31:8 Reserved Read returns 0. R 0x000000
7:0 REV IP revision R See
(1)
3:0 Minor revision
7:4 Major revision
(1)
TI internal data
Table 5-492. Register Call Summary for Register WUGEN_REVISION
IVA2.2 Subsystem Register Manual
• WUGEN Register Mapping Summary : [0]
Table 5-493. WUGEN_SYSCONFIG
Address Offset 0x008
Physical address 0x01C2 1008 Instance IVA2.2 WUGEN
Description This register allows controlling various parameters of the WUGEN module
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved
AUTOIDLE
Bits Field Name Description Type Reset
31:1 Reserved Write 0s for future compatibility. RW 0x00000000
Read returns 0.
0 AUTOIDLE Internal auto-clock gating strategy RW 1
0: Clock is free running
1: Automatic clock gating strategy is applied
Table 5-494. Register Call Summary for Register WUGEN_SYSCONFIG
IVA2.2 Subsystem Basic Programming Model
• Clock Management : [0] [1]
IVA2.2 Subsystem Register Manual
• WUGEN Register Mapping Summary : [2]
986 IVA2.2 Subsystem SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated