Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 592 / 3738

Public Version
PRCM Register Manual
www.ti.com
3.8.2.6.2 SGX_PRM Registers
Table 3-366. RM_RSTST_SGX
Address Offset 0x0000 0058
Physical Address 0x4830 6B58 Instance SGX_PRM
Description This register logs the different reset sources of the SGX domain. Each bit is set upon release of the
domain reset signal. Must be cleared by software.
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESERVED
GLOBALCOLD_RST
DOMAINWKUP_RST
GLOBALWARM_RST
COREDOMAINWKUP_RST
Bits Field Name Description Type Reset
31:4 RESERVED Write 0s for future compatibility. Read returns 0. R 0x0000000
3 COREDOMAINWKUP_RST CORE domain wake-up reset RW 0x0
Read 0x0: No power domain wake-up reset.
Write 0x0: Status bit unchanged
Read 0x1: SGX domain has been reset following a
CORE power domain wake-up from OFF to ON.
Write 0x1: Status bit is cleared to 0.
2 DOMAINWKUP_RST Power domain wake-up reset RW 0x0
Read 0x0: SGX domain is not reset
Write 0x0: Status bit unchanged
Read 0x1: SGX domain has been reset following a SGX
domain wake-up.
Write 0x1: Status bit is cleared to 0.
1 GLOBALWARM_RST Global warm reset RW 0x0
Read 0x0: No global warm reset.
Write 0x0: Status bit unchanged
Read 0x1: SGX domain has been reset upon a global
warm reset
Write 0x1: Status bit is cleared to 0.
0 GLOBALCOLD_RST Global cold reset RW 0x1
Read 0x0: No global cold reset.
Write 0x0: Status bit unchanged
Read 0x1: SGX domain has been reset upon a global
cold reset
Write 0x1: Status bit is cleared to 0.
Table 3-367. Register Call Summary for Register RM_RSTST_SGX
PRCM Basic Programming Model
• RM_RSTST_ <domain_name> (Reset Status Register) : [0]
PRCM Register Manual
• SGX_PRM Register Summary : [1]
592 Power, Reset, and Clock Management SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated