Texas Instruments OMAP36 Series, Technical Reference Manual, Page: 2768 / 3738

Device
MPU
interrupt
controller
L4-Core interconnect
PRCM
System
DMA
controller
(sDMA)
i2c _scl i
i2c _sda i
i2c _sccbe i
I2C i
i2c-001
I
C and SCCB interface
2
FIFOs
Master/slave
control
Internal interface
Registers
Test
control
Clock/reset
control
Public Version
HS I
2
C Overview
www.ti.com
17.1 HS I
2
C Overview
The device contains four multimaster high-speed (HS) inter-integrated circuit (I
2
C) ™ controllers (I2Ci,
where i = 1, 2, 3, or 4), each of which provides an interface between a local host (LH), such as the
microprocessor unit (MPU) subsystem, and any I
2
C-bus-compatible device that connects through the I
2
C
serial bus. External components attached to the I
2
C bus can serially transmit and receive up to 8 bits of
data to and from the LH device through the 2-wire I
2
C interface.
Each HS I
2
C controller can be configured to act like a slave or master I
2
C-compatible device. Moreover,
each HS I
2
C controller can be configured in serial camera control bus (SCCB) mode (the SCCB is a serial
bus developed by Omnivision Technologies, Inc.) to act as a master on a 2-wire SCCB bus. Only HS I2C2
and I2C3 can be configured in SCCB mode to act as a master device on a 3-wire SCCB bus.
The fourth HS I
2
C4 controller (I2C4) is in the power, reset, and clock management (PRCM) module to
perform dynamic voltage control and power sequencing. For mode details on I
2
C4 see Chapter 3 , Power,
Reset, and Clock Management. Moreover,
Figure 17-1 shows the HS I
2
C controller in the device.
Figure 17-1. HS I
2
C Controllers Overview Block Diagram
(1) i = 1, 2, 3 and 4. Where i2ci sccb is available only when i=2 and 3.
The three HS I
2
C controllers have the following features:
• Compliance with Philips I
2
C specification version 2.1
• Support for standard mode (up to 100Kbps) and fast mode (up to 400Kbps)
• Support for HS mode for transfer up to 3.4Mbps
• Support for 3-wire/2-wire SCCB master mode for I
2
C2 and I
2
C3 modules, 2-wire SCCB master mode
for I2C1 module, up to 100K bits/s
• 7-bit and 10-bit device addressing modes
• General call
2768 SWPU177N – December 2009 – Revised November 2010
Multimaster High-Speed I
2
C Controller
Copyright © 2009–2010, Texas Instruments Incorporated