Texas Instruments OMAP36 Series, Technical Reference Manual

Page: 2744 / 3738

Public Version
General-Purpose Timers Register Manual
www.ti.com
Table 16-51. Register Call Summary for Register TCVR
General-Purpose Timers
• 1-ms Tick Generation (Only GPTIMER1, GPTIMER2, and GPTIMER10) : [0] [1]
• Accessing GP Timer Registers : [2]
• Writing to Timer Registers : [3]
• Write Posting Synchronization Mode : [4]
General-Purpose Timers Register Manual
• GP Timer Register Mapping Summary : [5] [6]
• GP Timer Register Descriptions : [7] [8] [9]
Table 16-52. TOCR
Address Offset 0x054
Physical Address 0x4831 8054 Instance GPT1
0x4903 2054 GPT2
0x4808 6054 GPT10
Description This register is used to mask the tick interrupt for a selected number of ticks.
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved OVF_COUNTER_VALUE
Bits Field Name Description Type Reset
31:24 Reserved Reads return 0. RW 0x00
23:0 OVF_COUNTER_VALUE The number of overflow events. RW 0x00000000
Table 16-53. Register Call Summary for Register TOCR
General-Purpose Timers
• 1-ms Tick Generation (Only GPTIMER1, GPTIMER2, and GPTIMER10) : [0] [1] [2] [3] [4]
• Accessing GP Timer Registers : [5]
• Writing to Timer Registers : [6]
• Write Posting Synchronization Mode : [7]
General-Purpose Timers Register Manual
• GP Timer Register Mapping Summary : [8] [9]
Table 16-54. TOWR
Address Offset 0x058
Physical Address 0x4831 8058 Instance GPT1
0x4903 2058 GPT2
0x4808 6058 GPT10
Description This register holds the number of masked overflow interrupts.
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reserved OVF_WRAPPING_VALUE
Bits Field Name Description Type Reset
31:24 Reserved Reads return 0. RW 0x00
23:0 OVF_WRAPPING_VALUE The number of masked interrupts. RW 0x00000000
2744 Timers SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated