Public Version
SDRAM Controller (SDRC) Subsystem
www.ti.com
Table 10-120. Register Call Summary for Register SMS_RG_ATTi
SDRAM Controller (SDRC) Subsystem
•
•
•
Table 10-121. SMS_RG_RDPERMi
Address Offset
0x0000 0050 + (0x0000 0020 * i)
Index
i = 0 to 7
Physical Address
0x6C00 0050 + (0x0000 0020 * i) Instance
SMS
Description
This register provides the list of all initiators that have permission for reading from that memory region.
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
CONNIDVECTOR
Bits
Field Name
Description
Type
Reset
31:16
RESERVED
Write 0s for future compatibility. Read returns 0s.
RW
0x0000
15:0
CONNIDVECTOR
One bit per initiator group. Bit 0 set to 1 means that initiator whose
RW
0x----
(1)
ConnID = 0 has read permission to the protected region i.
(1)
Reset value exported from control module for region 0 and region 1; reset value equal to 0x0000 for other
Table 10-122. Register Call Summary for Register SMS_RG_RDPERMi
SDRAM Controller (SDRC) Subsystem
•
•
•
Table 10-123. SMS_RG_WRPERMi
Address Offset
0x0000 0058 + (0x0000 0020 * i)
Index
i = 0 to 7
Physical Address
0x6C00 0058 + (0x0000 0020 * i) Instance
SMS
Description
This register provides the list of all initiators that have permission for writing to that memory region.
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
CONNIDVECTOR
Bits
Field Name
Description
Type
Reset
31:16
RESERVED
Write 0s for future compatibility. Read returns 0s.
RW
0x0000
15:0
CONNIDVECTOR
One bit per initiator group. Bit 0 set to 1 means that initiator
RW
0x----
(1)
whose ConnID = 0 has write permission to the protected region
i.
(1)
Reset value exported from control module for region 0 and region 1; reset value equal to 0x0000 for other
Table 10-124. Register Call Summary for Register SMS_RG_WRPERMi
SDRAM Controller (SDRC) Subsystem
•
•
•
2304Memory Subsystem
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated