DS90Ux949A
FPD-Link III
Deserializer
Video
Processor
Video Processor Board
Cluster, Head Unit
Dual FPD-LINK III
Display
HDMI
I2C
I2C
oLDI
FPD-Link III
2 Lane
VDDIO
1.8 V
IDx
DOUT0+
DOUT0-
1.1 V
IN_CLK-/+
HDMI
DDC
CEC
DOUT1+
DOUT1-
RIN0+
RIN0-
RIN1+
RIN1-
CLK+/-
CLK2+/-
oLDI
D0+/-
D1+/-
D2+/-
D3+/-
D4+/-
D5+/-
D6+/-
D7+/-
DS90Ux949A-Q1
Serializer
DS90Ux948-Q1
Deserializer
IDx
D_GPIO
(SPI)
D_GPIO
(SPI)
LVDS Display
(2880x1080)
or Graphic
Processor
Graphics
Processor
IN_D0-/+
IN_D1-/+
IN_D2-/+
I2C
VDDIO
(3.3 V / 1.8 V)
3.3 V
I2C
1.25 V
1.8 V
HDMI
±
High Definition Multimedia Interface
HDCP*
±
High-Bandwidth Content Protection
* Only on DS90UH devices
HPD
Applications Diagram
7
SNLU232A – August 2018 – Revised May 2019
Copyright © 2018–2019, Texas Instruments Incorporated
DS90UH949A-Q1EVM or DS90UB949A-Q1EVM User's Guide
1.5
Applications Diagram
and
show the use of the chipset in a display application.
Figure 1-1. Applications Diagram
1.6
Typical Configuration
Figure 1-2. Typical Configuration