R
6
0
6
0
3
1
5
.0
K
G
N
D
C
1
8
0
6
0
3
1
.0
u
fd
/1
6
V
G
N
D
R
1
2
0
6
0
3
1
0
K
R
1
3
0
6
0
3
2
.2
0
K
R
1
4
0
6
0
3
2
2
.0
K
G
N
D
GND
0
.5
in
0.5in
0.5in
0
.5
in
C
7
0
8
0
5
1
8
0
p
fd
/5
0
V
J
1
2
1
G
N
D
GND
S1
GND
1
0
0
K
0
6
0
3
R
3
R2
0
6
0
3
1
0
0
K
G
N
D
R
5
0
6
0
3
1
0
0
K
100K
0603
R
4
1
5
.0
K
0
6
0
3
R
7
R9
0
6
0
3
1
5
.0
K
R
1
6
0
6
0
3
4
3
.0
K
43.0K
0
6
0
3
R
1
7
3
0
.0
K
0
6
0
3
R
1
5
1
.0
u
fd
/1
6
V
0
6
0
3
C
1
7
G
N
D
+
3
.3
V
G
N
D
GND
1
2
3
R
C
A
(B
la
c
k
)
L
O
U
T
R
C
A
(R
e
d
)
1
2
3
R
O
U
T
R
2
2
0
6
0
3
3
3
.0
1
0
0
0
p
fd
/5
0
V
0
6
0
3
C
1
9
G
N
D
GND
3
3
.0
0
6
0
3
R
2
3
C2
0
0
6
0
3
1
0
0
0
p
fd
/5
0
V
G
N
D
GND
R
1
8
0
6
0
3
4
3
.0
K
15.0K
0
6
0
3
R
1
1
C8
0
8
0
5
1
8
0
p
fd
/5
0
V
0
.1
u
fd
/1
0
V
0
6
0
3
C
2
+
3
.3
V
+3.
3V
G
re
e
n
0
8
0
5
3
.3
V
3
9
2
0
6
0
3
R
1
P
G
N
D
R
e
d
U
V
P
G
N
D
C
1
4
0
6
0
3
0
.1
u
fd
/1
0
V
D
R
V
6
3
2
P
W
T
S
S
O
P
1
4
-P
W
U
1
1
4
1
3
1
2
1
1
1
0
9
8
7
6
5
4
3
2
1
1
0
K
0
6
0
3
R
2
1
+
3
.3
V
1
0
0
p
fd
/5
0
V
0
6
0
3
C
1
3
G
N
D
O
ra
n
g
e
M
U
T
E
R
2
0
0
6
0
3
3
0
.0
K
R
1
9
0
6
0
3
4
3
.0
K
C
1
2
0
6
0
3
4
7
p
fd
/5
0
V
J
P
3
2
1
G
N
D
C
9
0
6
0
3
4
7
p
fd
/5
0
V
R
8
0
6
0
3
3
0
.0
K
G
N
D
GND
4
7
p
fd
/5
0
V
0
6
0
3
C
1
0
3
0
.0
K
0
6
0
3
R
1
0
G
N
D
GND
C
1
1
0
6
0
3
4
7
p
fd
/5
0
V
J
P
1
2
1
G
N
D
1
2
J
P
2
3
2
1
R
C
A
(R
e
d
)
R
IN
R
C
A
(B
la
c
k
)
1
2
3
L
IN
C
1
0
8
0
5
1
0
u
fd
/6
.3
V
C
1
5
0
6
0
3
1
.0
u
fd
/1
6
V
V
S
A
C
4
2
.2
u
fd
/5
0
V
+
2
.2
u
fd
/5
0
V
C
5
V
S
A
+
V
S
A
C
6
2
.2
u
fd
/5
0
V
+
2
.2
u
fd
/5
0
V
C
3
V
S
A
+
R
IG
H
T
IN
L
E
F
T
IN
P
O
W
E
R
S
U
P
P
L
Y
IN
L
IN
E
O
UT
L
IN
E
IN
S
T
A
N
D
O
F
F
S
M
U
T
E
L
IN
E
D
R
IV
E
R
D
U
A
L
F
O
O
T
P
R
IN
T
P
A
D
S
C
0
6
0
3
C
E
R
A
M
IC
/S
M
D
-V
S
A
E
L
E
C
T
R
O
L
Y
T
IC
D
O
N
O
T
P
O
P
U
L
A
T
E
D
O
N
O
T
P
O
P
U
L
A
T
E
Design Documentation
www.ti.com
7
Design Documentation
7.1
Schematics
Figure 7. DRV632EVM Schematic
8
DRV632EVM Evaluation Module
SLOU301 – January 2010
Submit Documentation Feedback
© 2010, Texas Instruments Incorporated