Texas Instruments DRV604PWPEVM, User Manual

Page: 16 / 20

U
1
T
S
S
O
P
2
8-
P
W
P
P
ow
erP
a
d
G
N
D
R
1
6
0
6
0
3
4
.7
C
1
6
0
6
0
3
3
3
p
fd
/5
0
V
R
1
8
0
6
0
3
1
0
K
C
1
4
K
G
A
1
0
u
fd
/1
6
V
+
R
2
2
0
6
0
3
3
0
.0
K
R
3
0
0
6
0
3
3
0
.0
K
R
2
6
0
6
0
3
1
0
K
C
1
9
K
G
A
1
0
u
fd
/1
6
V
+
G
N
D
R
2
9
0
6
0
3
2
0
.0
K
C
2
0
0
6
0
3
4
7
p
fd
/5
0
v
R
1
4
0
6
0
3
1
0
R
1
9
0
6
0
3
4
.7
C
2
6
0
6
0
3
1
0
0
p
fd
/5
0
V
G
N
D
R
1
2
0
6
0
3
3
0
.0
K
R
8
0
6
0
3
1
0
K
C
9
K
G
A
1
0
u
fd
/1
6
V
+
G
N
D
R
1
3
0
6
0
3
1
0
R
1
1
0
6
0
3
2
0
.0
K
C
1
0
0
6
0
3
4
7
p
fd
/5
0
v
3
.5
m
m
M
in
i
S
te
re
o
O
U
T
H
P
C
a
s
e
Sh ie ld
3 2 1
L
e
ft
R
ig
h
t
R
1
7
0
6
0
3
4
.7
C
1
8
0
6
0
3
3
3
p
fd
/5
0
V
R
2
0
0
6
0
3
4
.7
G
N
D
C
2
2
0
8
0
5
4
7
0
p
fd
/5
0
V
R
1
0
0
6
0
3
3
0
.0
K
R
7
0
6
0
3
1
0
K
C
2
1
K
G
A
1
0
u
fd
/1
6
V
+
G
N
D
GND
GND
GND
C
2
7
0
6
0
3
1
0
0
p
fd
/5
0
V
G
N
D
C
1
1
0
6
0
3
1
.0
u
fd
/1
6
V
C
1
3
0
6
0
3
1
.0
u
fd
/1
6
V
G
N
D
GND
C
3
0
6
0
3
1
.0
u
fd
/1
6
V
C
2
K
G
A
1
0
u
fd
/1
6
V
+
C
1
0
6
0
3
1
.0
u
fd
/2
5
V
+
5
V
G
N
D
GND
C
4
0
6
0
3
1
.0
u
fd
/1
6
V
G
N
D
R
2
0
6
0
3
1
0
K
R
3
0
6
0
3
3
.9
K
C
5
0
6
0
3
4
7
0
p
fd
/5
0
V
R
4
0
6
0
3
2
2
.0
K
G
N
D
GND
C
2
8
0
6
0
3
1
.0
u
fd
/1
6
V
C
2
9
0
6
0
3
1
.0
u
fd
/1
6
V
G
N
D
+
3
.3
V
R
1
0
6
0
3
4
.7
D
N
P
G
N
D
R
5
0
6
0
3
1
0
0
K
R
2
3
0
6
0
3
1
0
0
K
U
1
D
R
V
6
0
4
P
W
P
T
S
S
O
P
2
8-
P
W
P
15
16
17
18
19
20
21
22
23
24
14
13
12
11
10
9
8
7
6
5
28
27
26
25 4
3
2
1
R
6
0
6
0
3
1
0
0
K
0
.5
in
0.5in
0.5in
0.5in
IN
L
D
_
L
3
2 1
R
C
A
(R
e
d
)
R
C
A
(B
la
c
k
)
3 2 1
IN
L
D
_
R
IN
H
P
_
L
1 2 3
R
C
A
(R
e
d
)
IN
H
P
_
R
1 2 3
R
C
A
(B
la
c
k
)
C
1
2
0
8
0
5
4
7
0
p
fd
/5
0
V
G
N
D
R
2
7
0
6
0
3
1
0
R
1
5
0
6
0
3
1
0
0
K
G
N
D
R
2
8
0
6
0
3
1
0
C
8
0
6
0
3
0
.1
u
fd
/1
6
V
G
N
D
J
1
2 1
G
N
D
+
5
V
T
L
V
1
1
1
7
-3
3
V
R
1
3
2
1
S
O
T
2
2
3
-D
C
Y
3
.3
V
8
0
0
m
A
G
N
D
V
IN
V
O
U
T
+
3
.3
V
G
N
D
GND
GND
C
7
0
8
0
5
4
7
0
p
fd
/5
0
V
G
N
D
+
3
.3
V
G
N
D
GND
GND
GND
GND
C
1
7
0
8
0
5
4
7
0
p
fd
/5
0
V
G
N
D
GND
R
9
0
6
0
3
2
0
.0
K
C
2
3
0
6
0
3
4
7
p
fd
/5
0
v
C
2
4
0
6
0
3
3
3
p
fd
/5
0
V
G
N
D
C
2
5
0
6
0
3
3
3
p
fd
/5
0
V
G
N
D
R
2
1
0
6
0
3
2
0
.0
K
C
1
5
0
6
0
3
4
7
p
fd
/5
0
v
R
2
4
0
6
0
3
1
0
K
R
2
5
0
6
0
3
1
0
K
+
3
.3
V
+3
.3
V
1 2 3 4
J
2
G
N
D
3 2 1
O
U
T
L
D
_
R
R
C
A
(R
e
d
)
R
C
A
(B
la
c
k
)
3 2 1
O
U
T
L
D
_
L
G
N
D
C
6
K
G
A
1
0
u
fd
/1
6
V
+
G
N
D
S
1
S2
G
N
D
L
IN
E
O
U
T
H
P
O
U
T
H
P
IN
L
IN
E
IN
S
T
A
N
D
O
F
F
S
L
IN
E
D
R
IV
E
R
D
IS
A
B
L
E
H
E
A
D
P
H
O
N
E
D
IS
A
B
L
E
Design Documentation
www.ti.com
8 Design Documentation
8.1 Schematics
Figure 15. DRV604PWPEVM Schematic: DRV604
16 DRV604PWPEVM SLOU288 – February 2010
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated