Texas Instruments Delfino TMS320F28374S, Manual

Page: 162 / 198

ADV
ANCEINFORMA
TION
TMS320F28377S, TMS320F28376S, TMS320F28375S, TMS320F28374S
SPRS881A – AUGUST 2014 – REVISED JUNE 2015 www.ti.com
5.10.7.1 uPP Electrical Data and Timing
Table 5-88. uPP Timing Requirements (see Figure 5-69 , Figure 5-70 , Figure 5-71 , and Figure 5-72 )
NO. MIN MAX UNIT
SDR mode 20
1 t
c(CLK)
Cycle time, CLK ns
DDR mode 40
SDR mode 8
2 t
w(CLKH)
Pulse width, CLK high ns
DDR mode 18
SDR mode 8
3 t
w(CLKL)
Pulse width, CLK low ns
DDR mode 18
4 t
su(STV-CLKH)
Setup time, START valid before CLK high 4 ns
5 t
h(CLKH-STV)
Hold time, START valid after CLK high 0.8 ns
6 t
su(ENV-CLKH)
Setup time, ENABLE valid before CLK high 4 ns
7 t
h(CLKH-ENV)
Hold time, ENABLE valid after CLK high 0.8 ns
8 t
su(DV-CLKH)
Setup time, DATA valid before CLK high 4 ns
9 t
h(CLKH-DV)
Hold time, DATA valid after CLK high 0.8 ns
10 t
su(DV-CLKL)
Setup time, DATA valid before CLK low 4 ns
11 t
h(CLKL-DV)
Hold time, DATA valid after CLK low 0.8 ns
19 t
su(WTV-CLKH)
Setup time, WAIT valid before CLK high SDR mode 20 ns
20 t
h(CLKH-WTV)
Hold time, WAIT valid after CLK high SDR mode 0 ns
21 t
su(WTV-CLKL)
Setup time, WAIT valid before CLK low DDR mode 20 ns
22 t
h(CLKL-WTV)
Hold time, WAIT valid after CLK low DDR mode 0 ns
Table 5-89. uPP Switching Characteristics
over recommended operating conditions (unless otherwise noted)
NO. PARAMETER MIN MAX UNIT
SDR mode 20
12 t
c(CLK)
Cycle time, CLK ns
DDR mode 40
SDR mode 8
13 t
w(CLKH)
Pulse width, CLK high ns
DDR mode 18
SDR mode 8
14 t
w(CLKL)
Pulse width, CLK low ns
DDR mode 18
15 t
d(CLKH-STV)
Delay time, START valid after CLK high 3 12 ns
16 t
d(CLKH-ENV)
Delay time, ENABLE valid after CLK high 3 12 ns
17 t
d(CLKH-DV)
Delay time, DATA valid after CLK high 3 12 ns
18 t
d(CLKL-DV)
Delay time, DATA valid after CLK low 3 12 ns
162 Specifications
Copyright © 2014–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: TMS320F28377S TMS320F28376S TMS320F28375S TMS320F28374S