background image

1

2

3

4

5

6

A

B

C

D

6

5

4

3

2

1

D

C

B

A

FILE:

Drawn By:

Engineer:

ti

12500 TI Boulevard.  Dallas, Texas 75243

Title:

SHEET:

OF:

SIZE:

DATE:

REV:

14-Jul-2005

DOCUMENTCONTROL #

C7

.1uF

DAC5687

B

1

5

J.SETON

Y. DEWONCK

C6

.1uF

DA0

DA1

DA2

DA3

DA4

DA5

DA6

DA7

DA8

DA9

DA10

DA11

DA12

DA13

DA14

DA15

DB0

DB1

DB2

DB3

DB4

DB5

DB6

DB7

DB8

DB9

DB10

DB11

DB12

DB13

DB14

DB15

CLK2C

CLK2

CLK1C

CLK1

+1.8VD

DB(0..15)

DA(0..15)

C5

.1uF

C4

.1uF

C3

10pF

C2

.1uF

C1

.1uF

C8

.1uF

SCLK
SDIO

SCLK

SDIO

C9

.1uF

C10

.1uF

C11

.1uF

C14

.01uF

C12

.1uF

C13

.1uF

TXENABLE

TXENABLE

SDENB

SDENB

IOVDD

R25

93.1

C34

.033uF

C33

330pF

R13

49.9

PHSTR

R4

1K

IOVDD

S1

SW-PB

C16

.1uF

R1

1K

IOVDD

 

1

 

3

 

2

W1

+3.3VA

C18

.1uF

C17

.1uF

+3.3VA

+3.3VA

+1.8VD

+1.8VD

+3.3VPLL

+3.3VCLK

SLEEP

QFLAG

R39

49.9

R12

49.9

SLEEP

QFLAG

C86

.1uF

C85

.1uF

C84

.1uF

C29

.1uF

C15

.1uF

+3.3VA

R40

49.9

(SH 4)

(SH 4)

(SH 4)

(SH 2)

(SH 2)

(SH 2)

+

C24

10uF

+

C38

10uF

+

C37

10uF

+

C39

10uF

+

C41
10uF

RESET

RESET

(Sh 2)

(SH 2)

(SH 2)

R10

100

R33

0

C61

.1uF

R21

100

R5

100

1

2

 

3

 

4

 

5

J18

 SMA

1

2

 

3

 

4

 

5

J5
SMA

+3.3VA

R29

0

R28

0

(Note 1)

IOUTA

R23

0

(Note 1)

R24
0

R19

100

R20

100

1

2

 

3

 

4

 

5

J19
SMA

R22

100

C60

.1uF

R31

0

+3.3VA

1

2

 

3

 

4

 

5

J6

SMA

R30

0

R32

0

(Note 1)

R26

0

(Note 1)

R27

0

(Note 1)

(Note 1)

(Note 1)

(Note 1)

IOUTB

+3.3VA

+3.3VA

NOTE 1. DO NOT INSTALL

1

2

 

3

 

4

 

5

J2
SMA

C25

.1uF

+

C26

10uF

+3.3VA

CLK1C

CLK1

CLK2

CLK2C

(SH 3)

(SH 3)

(SH 3)

(SH 3)

PHSTR

(SH 2)

SDO

SDO

(SH 4)

4

6

3

2

1

T2

T4-1-KK81

4

6

3

2

1

T1

T4-1-KK81

R16
22.1

R17
221

R18
110

+3.3VA

(Note 1)

TP6

R2

22.1

CLKIN

1

OE

2

1Y0

3

GND

4

1Y1

5

VDD/3.3V

6

1Y2

7

1Y3

8

U5

CDCV304

R38

0

(Note 1)

(Note 1)

(2-3)

(Note 1)

R7

0

R9

0

R6

0

R8

0

(Note 1)

(Note 1)

(Note 1)

(Note 1)

1

2

 

3

 

4

 

5

J11
SMA

C40

.1uF

+3.3VA

R42

0

4

6

3

2

1

T5

T1-6T-KK81

R41

100

(Note 1)

(Note 1)

C59

.1uF

R43

10

DVDD

26

DGND

27

SDENB

28

SCLK

29

SDIO

30

SDO

31

DVDD

32

TXENABLE

33

DA15

34

DA14

35

DA13

36

DVDD

37

DGND

38

DA12

39

DA11

40

DA10

41

DA9

42

DA8

43

DVDD

44

DGND

45

IOVDD

46

IOGND

47

DA7

48

DA6

49

DA5

50

DA4

51

DA3

52

DA2

53

DA1

54

DA0

55

DVDD

56

DGND

57

CLKGND

58

CLK1

59

CLK1C

60

CLKVDD

61

CLK2

62

CLK2C

63

CLKGND

64

PLLGND

65

LPF

66

PLLVDD

67

DVDD

68

DGND

69

PLLLOCK

70

DB0

71

DB1

72

DB2

73

DB3

74

DB4

75

DB5

76

DB6

77

DB7

78

IOGND

79

IOVDD

80

DGND

81

DVDD

82

DB8

83

DB9

84

DB10

85

DB11

86

DB12

87

DGND

88

DVDD

89

DB13

90

DB14

91

DB15

92

DGND

93

PHSTR

94

/RESETB

95

SLEEP

96

TESTMODE

97

QFLAG

98

DGND

99

DVDD

100

AGND

1

AVDD

2

AVDD

3

AGND

4

IOUTB1

5

IOUTB2

6

AGND

7

AVDD

8

AGND

9

AVDD

10

EXTIO

11

AGND

12

BIASJ

13

AVDD

14

EXTLO

15

AVDD

16

AGND

17

AVDD

18

AGND

19

IOUTA2

20

IOUTA1

21

AGND

22

AVDD

23

AVDD

24

AGND

25

U1

DAC5687

Summary of Contents for DAC5687 EVM

Page 1: ...DAC5687 EVM User s Guide March 2007 Wireless Infrastructure Products SLWU017B...

Page 2: ...2 SLWU017B APRIL 2005 Revised March 2007 Submit Documentation Feedback...

Page 3: ...al Setup Tests 11 2 3 DAC5687 GUI Register Descriptions 13 3 Physical Description 16 3 1 PCB Layout 17 3 2 Parts List 20 4 Circuit Description 22 4 1 Input Clocks 22 4 2 Input Data 22 4 3 Output Data...

Page 4: ...ectrum with CLK2 500 MHz X4L Interpolation and NCO Frequency 343597383 12 4 DAC5687 Setup for X4 Mode and NCO Tone at FDAC 15 13 5 Top Layer 1 17 6 Layer 2 Ground Plane 18 7 Layer 3 Power Plane 19 8 B...

Page 5: ...d referred to AVDD The EVM also allows for an option to double the output power by summing the DAC A and DAC B outputs through a 1 1 transformer The EVM allows the user to input single ended TTL CMOS...

Page 6: ...istor R1 The DAC5687 output is enabled sleep mode disabled TxENABLE is set high to enable the DAC5687 device to process data A jumper is installed between pins 11 and 12 on J15 Internal PLL disabled J...

Page 7: ...and skip steps 2 to 7 2 USB Interface Connect the provided USB to SPI adapter board to the parallel port connector on the EVM and to a spare USB port on the host PC using the supplied USB cable The W...

Page 8: ...ack and select Install from a list or specific location advanced Click Next 5 Select Search for the best driver in these locations and browse for the folder where the DAC5687 program was installed the...

Page 9: ...lling a Microsoft WHQL certified driver Click on Continue Anyway to continue with the installation If Windows XP is configured to ignore file signature warnings no message will appear 7 Windows should...

Page 10: ...ply click on the switches up down arrows etc to select the desired settings of the DAC5687 If there is a problem with the communication such as the EVM is not powered on or the parallel port cable is...

Page 11: ...if the PLL is enabled W3 Do not provide parallel input data 2 Power up EVM with 1 8V DVDD and 3 3V AVDD 3 Start DAC5687_SPI software 4 Click on the Load Regs button on the GUI A new directory window w...

Page 12: ...0 MSPS The output spectrum should be similar to Figure 3 Figure 3 Spectrum with CLK2 500 MHz X4L Interpolation and NCO Frequency 343597383 5 Change the Mode to 1000 FDAC 4 corresponding to FDAC 4 see...

Page 13: ...s current GUI registers settings to a text file for future use Read All Reads the current registers of the DAC5687 This is used to verify settings on the front panel Send All Sends the current front p...

Page 14: ...when PLL is disabled and dual clock mode is disabled When Lock cleared input data is latched into the chip on the rising edge of the PLLLOCK output pin When set input data is latched into the chip on...

Page 15: ...ain A to a range 0 to 2047 See the data sheet for more information o QMC B Gain Sets QMC gain B to a range 0 to 2047 See the data sheet for more information o QMC Phase Sets QMC phase to a range 512 t...

Page 16: ...eet for more information Pll Port Selection of this button will bring up a separate window that shows the Config parallel port configuration of the software The EVM Menu should be loaded with DAC EVM...

Page 17: ...M is constructed on a 4 layer 4 9 inch x 6 5 inch 0 055 inch thick PCB using FR 4 material Figure 5 through Figure 8 show the PCB layout for the EVM Figure 5 Top Layer 1 SLWU017B APRIL 2005 Revised Ma...

Page 18: ...www ti com Physical Description Figure 6 Layer 2 Ground Plane 18 DAC5687 EVM SLWU017B APRIL 2005 Revised March 2007 Submit Documentation Feedback...

Page 19: ...www ti com Physical Description Figure 7 Layer 3 Power Plane SLWU017B APRIL 2005 Revised March 2007 DAC5687 EVM 19 Submit Documentation Feedback...

Page 20: ...ti com 3 2 Parts List Physical Description Figure 8 Bottom Layer Table 1 lists the parts used in constructing the EVM DAC5687 EVM 20 SLWU017B APRIL 2005 Revised March 2007 Submit Documentation Feedba...

Page 21: ...W 1 4 ERJ 3GEY0R00V Panasonic R23 R26 R38 R42 R6 R9 R24 R27 R33 49 9 resistor 1 16 W 1 3 ERJ 3EKF49R9V Panasonic R12 R13 R39 R40 110 resistor 1 10 W 1 0 ERA 3EKF110V Panasonic R18 200 resistor 1 16 W...

Page 22: ...with a 50 duty cycle gives optimum dynamic performance With the EVM configured for external clock mode a 1 VPP 0 V offset 50 duty cycle external square wave is applied to SMA connector J4 to be used a...

Page 23: ...ble or provide unbuffered differential outputs The factory set configuration of the demonstration board provides the user with single ended output signals at SMA connectors J5 and J19 The DAC5687 outp...

Page 24: ...required setup and hold times The DAC5687 device has five discrete inputs to control the operation of the device The DAC5687 EVM provides a means of placing the DAC5687 device into a power down mode...

Page 25: ...e full scale output current IOUTFS is defined as follows where VEXTIO is the voltage at pin EXTIO This voltage is 1 2 V typical when using the internally provided bandgap reference voltage source The...

Page 26: ...of DAC5687 SPI software 11 Figure 2 V2 3 17 AUG 05 A 12 Figure 3 Updated to reflect new initial test setup Updated to reflect new version of DAC5687 SPI software 14 Figure 4 V2 3 Updated to reflect ne...

Page 27: ...e 1 Note 1 Note 1 Note 1 IOUTB 3 3VA 3 3VA NOTE 1 DO NOT INSTALL 1 2 3 4 5 J2 SMA C25 1uF C26 10uF 3 3VA CLK1C CLK1 CLK2 CLK2C SH 3 SH 3 SH 3 SH 3 PHSTR SH 2 SDO SDO SH 4 4 6 3 2 1 T2 T4 1 KK81 4 6 3...

Page 28: ...10 DB11 DB12 DB13 DB14 DB15 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 2...

Page 29: ...3 Title SHEET OF SIZE DATE REV 14 Jul 2005 DOCUMENTCONTROL R11 200 1 2 3 4 5 J3 SMA C19 01uF CLK1 CLK1 CLK1C CLK1 CLK1C R14 200 1 2 3 4 5 J4 SMA C20 01uF CLK2 CLK2 CLK2C CLK2 CLK2C DAC5687 B 3 5 J SET...

Page 30: ...0K 1A 1 1Y 2 2A 3 2Y 4 3A 5 3Y 6 GND 7 4Y 8 4A 9 5Y 10 5A 11 6Y 12 6A 13 VCC 14 U2 SN74HCT14 1A 1 1Y 2 2A 3 2Y 4 3A 5 3Y 6 GND 7 4Y 8 4A 9 5Y 10 5A 11 6Y 12 6A 13 VCC 14 U3 SN74HCT14 R3 10 SDENB SCLK...

Page 31: ...BLACK TP4 BLACK C53 47 uF DAC5687 B 5 5 J SETON Y DEWONCK IOVDD FB2 C28 10uF C42 1uF C48 0 01uF C54 47 uF C30 10uF C43 1uF C49 0 01uF FB3 1 8VD VD J8 RED VD C55 47 uF 3 3VPLL FB5 C32 10uF C45 1uF C51...

Page 32: ...temperatures and voltages For additional information on TI s environmental and or safety programs please contact the TI application engineer or visit www ti com esh No license is granted under any pa...

Page 33: ...iness practice TI is not responsible or liable for any such statements TI products are not authorized for use in safety critical applications such as life support where a failure of the TI product wou...

Reviews: