DSG
1
CHG
2
VSS
3
SDA
4
SCL
5
TS1
6
CAP1
7
REGOUT
8
REGSRC
9
BAT
10
NC
11
VC5
12
VC4
13
VC3
14
VC2
15
VC1
16
VC0
17
SRP
18
SRN
19
ALERT
20
U1
BQ7692000PW
1µF
C1
100
R5
5
4
1
2
3
6
J1
395021006
1µF
C2
1µF
C3
1µF
C4
1µF
C5
1µF
C6
100
R4
100
R6
100
R7
100
R8
100
R9
4.7µF
C16
2.2µF
C13
1.25V
D2
J2
108-0740-001
0.001
R11
100
R10
100
R12
0.1µF
C8
0.1µF
C9
0.1µF
C7
TP10
DNP
TP12
DNP
TP15
DNP
TP8
DNP
TP21
DNP
TP17
TP20
DNP
TP23
DNP
30V
D3
SMBJ30A-13-F
DNP
100
R14
100
R24
100
R25
499k
R13
4
1
2
3
J8
22-05-3041
10.0k
R23
10.0k
R21
TP19
1
2
J5
PEC02SAAN
1
2
J4
PEC02SAAN
J3
108-0740-001
600V
D7
MUR860G
DNP
4
7,8
1,2,3
5,6,
30V
Q1
CSD17501Q5A
4
7,8
1,2,3
5,6,
30V
Q2
CSD17501Q5A
600V
D6
MURS360T3G
1.00Meg
R19
1.00Meg
R15
GND
GND
GND
GND
GND
J6
108-0740-001
J7
108-0740-001
0.1µF
C11
0.1µF
C12
0.1µF
C17
0.1µF
C18
1µF
C14
0
R16
1.00k
R17
1.00Meg
R18
-50V
Q3
BSS84W-7-F
16V
D5
MMSZ5246B-7-F
DNP
1.25V
D4
GND
10.0k Ω
t°
R20
4700pF
C15
GND
GND
TP9
DNP
TP11
DNP
TP13
DNP
TP14
DNP
TP7
DNP
TP18
DNP
TP24
DNP
TP27
DNP
TP26
DNP
TP25
DNP
TP22
DNP
NT1
Net-Tie
BATT–
GND
BATT-
E2
E4
E3
E1
BATT–
1
2
3
4
S1
4-1437565-1
3.01k
R22
5.6V
D8
5.6V
D9
HS1
573300D00010G
DNP
TP3
TP4
TP5
TP6
TP1
DNP
TP2
DNP
TP29
DNP
TP28
DNP
GND
0
R2
DNP
0
R1
DNP
C5
C4
C3
C2
C1
C0
BAT R
SCL pull up
SDA pull up
BATT+
10.0k
R3
–
Input voltage 0 - 25 V
0 - 15 A
+
–
Output voltage 0 - 25 V
0 - 15 A
+
28V
D1
SMCJ28A
100
R26
100
R27
ALERT
470pF
C10
DNP
DSG
CHG
CAP1
SDA
SCL
REGOUT
C1
C0
C1
C2
C3
C4
C5
BATT+
BATT+
PFD
PACK–
I C
2
BOOT
TP16
bq76920EVM Circuit Module Physical Construction
www.ti.com
Figure 15
through
Figure 17
illustrate the schematics.
Figure 15. Schematic Diagram AFE
26
bq76920 Evaluation Module User's Guide
SLVU924B – March 2014 – Revised April 2014
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
