Texas Instruments AWR1843AOP EVM, User Manual, Page: 16 / 29

Table 2-3. J11 Pin Assignment (continued)
Pin Number Description Pin Number Description
45 No Connection 46 LVDS_CLKN
47 No Connection 48 GND
49 No Connection 50 LVDS_1P
51 I2C_SDA 52 LVDS_1N
53 I2C_SCL 54 GND
55 RS232RX (NC by default) 56 LVDS_0P
57 RS323TX (NC by default) 58 LVDS_0N
59 AR_NRESET 60 GND
2.7.4 MMWAVEICBOOST HD Connector (J2)
The 60-pin HD connector shown in Figure 2-16 provides the high-speed CSI/LVDS data, controls signals (SPI,
UART, I2C, NRST, NERR, and SOPs) and JTAG debug signals to the MMWAVEICBOOST. The Trace and DMM
interface lines are also available through this connector (not connected by default).
Figure 2-16. MMWAVEICBOOST HD Connector (J2)
Table 2-4. J2 Pin Assignment
Pin Number Description Pin Number Description
1 No Connection 2 5V
3 No Connection 4 No Connection
5 No Connection 6 No Connection
7 No Connection 8 DMM_SYNC
9 No Connection 10 DMM_CLK
11 TDI 12 AR_NRESET
13 TMS 14 MMWAVEICBOOST PGOOD
15 TCK 16 SPI_HOSTINTR
17 TDO_SOP0 18 MSS_LOGGER
19 SPI_CS1 20 GND
21 SPI_CLK 22 AR_SYNC_IN
Hardware www.ti.com
16 AWR1843AoP EVM User’s Guide SPRUIX8 – MARCH 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated