TR5-Lite User Manual
53
June 20, 2018
Figure 4-3 Flash Controller Settings in QSYS
Figure 4-4 Reset Vector Settings for NIOS II Processor
For implementation detail, users can refer the Hello example located in the CD folder:
Demonstrations/TR5_Lite_Hello
4
4
.
.
4
4
R
R
e
e
s
s
t
t
o
o
r
r
e
e
F
F
a
a
c
c
t
t
o
o
r
r
y
y
S
S
e
e
t
t
t
t
i
i
n
n
g
g
s
s
This section describes how to restore the original factory contents to the flash memory device on the
FPGA development board. Perform the following instructions:
1.
Make sure the Nios II EDS and USB-Blaster II driver are installed.
