Teledyne SP Devices ADQ8-8C, Manual

Page: 5 / 50

17-2000 C
2020-09-17
5(50)
ADQ8-8C Manual
17-2000 C 2020-09-17
5(50)
1 INTRODUCTION
The purpose of this manual is to explain how the digitizer is operated. The datasheet [1] contain param-
eters for the specific versions of digitizer. References to software commands are made. In some places,
pseudo code is used for description. See
[2] for details on how to use the software commands and see
[3] for general guidelines on programming the digitizer.
1.1 ADQ8-8C Architecture
The ADQ8-8C architecture is given in Figure 1 . References to the corresponding sections with further
information are also included.
1.2 Fundamental design properties
There are some fundamental design properties that are necessary to understand before continuing.
1.2.1 Data format
The ADC components of ADQ8-8C has 10 bits resolution, while the data format inside the ADQ8-8C
and out to the host PC is 16 bits. The 16 bits from the ADCs are MSB aligned in this 16 bit data word.
Thus the 6 LSBs are zero.
# DESCRIPTION REFERENCE
a Signal conditioning analog front-end. 2
b High speed and high resolution A/D converters. 3
c Calibration of gain and offset. 2
d Teledyne SP Devices’ proprietary technology for signal quality enhancement; DBS for
baseline stability in pulse data systems. 3
e Acquisition engine that handles triggers and controls the data flow. 4 , 7
f Data FIFO to buffer data before transmission to the host PC. 7
g The data transfer to the host PC is through a PCIe Gen 2 interface. 7
h Flexible clock generator. 5
i Backplane clock reference for large scale integration. 6
i Backplane clock triggers large scale integration. 4
Figure 1: ADQ8-8C architecture.
() () () () () ()
( )
()
!*
%
+
,
-
."
-
+$
+*+/
()
%
%
+0
+0
+0
+0
+0
+0
+0
+0
0
1
%
-
(2)