![Teledyne SP Devices ADQ8-8C Manual Download Page 34](http://html1.mh-extra.com/html/teledyne-sp-devices/adq8-8c/adq8-8c_manual_1081092034.webp)
17-2000 C
2020-09-17
34(50)
ADQ8-8C Manual
17-2000 C 2020-09-17
34(50)
5.3 ADQ8-8C-PCIe front panel connectors
The front panel SMA connector is used for external clock reference input or direct external sampling
clock input. The input impedance is 50
to match the cable impedance.
The front panel MCX connector is used for clock reference output.
5.4 ADQ8-8C-MTCA front panel SMA connector
The front panel SMA connector is used for external clock reference input, direct external sampling clock
input or clock reference output. The input impedance is 50
to match the cable impedance. It can be
set to high impedance (200
) for using a bussed clock distribution (see
The high impedance mode allow that one digitizer can act as clock reference for two other digitizers. If
the source of the clock reference has a high power, more digitizers can be connected in the bussed net-
works.
5.5 Internal clock reference
The internal clock reference is a high accuracy VCTCXO at 10 MHz.
5.6 External clock reference
The free running internal clock reference of the digitizer offers high precision and is suitable for most
measurements. However, for some applications an absolute phase-lock to other parts of the system
#
DESCRIPTION
USER COMMAND
REF
a
The input SMA connector is common for external clock reference input,
external clock input. The impedance is 50
.
SetClockSource
EnableClockRefOut
b
The connector is routed as input or output.
c
The backplane clocks are available for synchronization.
d
Select which clock reference source to use
SetClockSource
SetExternalReferenceFre
quency
e
Delay line to fine tune the phase of the sampling clock
AdjustClockReferenceDe
lay
f
Jitter reduction circuit.
g
The internal clock reference is a high performance VCTCXO.
h
The internal clock generator for the sampling clock
i
Select which sampling clock source to use; internal or direct external
sampling clock.
SetClockSource
j
Reduce sample rate with sample skip.
SetSampleSkip
k
Turn on clock reference output.
EnableClockRefOut
Figure 25: ADQ8-8C-MTCA clock network.
*
+
,-
,-
,-
, -
,-
,-
.
(
$
*
"
"
$+
"/
"
0+
+
,-
.12
,-
34
5/
*
/
,-
6
,7-
34'
,-
"
,-