![TASKING iSystem Cypress CYT2B9 Hardware User Manual Download Page 16](http://html1.mh-extra.com/html/tasking/isystem-cypress-cyt2b9/isystem-cypress-cyt2b9_hardware-user-manual_3651212016.webp)
Connectors
P1: CoreSight 20 connector
CoreSight 20 connector P1 exposes debug and trace signals and has the following pinout on
the Emulation Adapter side:
Signal
Pin
Pin
Signal
CVDDA
1
2
TMS_SWDIO
GND
3
4
TCK_SWDCLK
GND
5
6
TDO_SWO
NC
7
8
TDI
GND
9
10
RESETn
GND
11
12
TRACECLK
GND
13
14
TRACEDATA[0]
GND
15
16
TRACEDATA[1]
GND
17
18
TRACEDATA[2]
GND
19
20
TRACEDATA[3]
Debug and Trace CoreSight 20 connector pinout
Signal Direction is described from the BlueBox perspective.
Be aware that debug and trace signals from the Emulation adapter superset device are
not connected to the target board. They are exposed only to the connectors on the
Emulation adapter.