9. Appendix D. SDK Memory Mapped
Registers
9.1. PIO_LED_RGB, Programmable IO LED RGB Control
Register (0xFF020000)
Table 4. Programmable IO LED RGB Control Register
Bit(s)
Name
Description
0..2
LED0
LED[0] control: bits [2:0] correspond to {red, green, blue} partial
LEDs of the onboard LD0. If a bit is 1, appropriate internal LED is
illuminated.
3..5
LED1
LED[1] control (onboard LD1).
6..8
LED2
LED[2] control (onboard LD2).
9..11
LED3
LED[3] control (onboard LD3).
9.2. PIO_LED, Programmable IO LED Control Register
(0xFF020008)
Table 5. Programmable IO LED Control Register
Bit(s)
Name
Description
0
LED0
LED[0] control: corresponds to the onboard LD4. If a bit is 1, LED
is illuminated.
1
LED1
LED[1] control (onboard LD5).
9.3. PIO_PBUTTON, Programmable IO Push Button
Status Register (0xFF021000)
Table 6. Programmable IO Push Button Status Register
Bit(s)
Name
Description
0..3
BTN
BTN status: bits [3:0] correspond to {BTN3, BTN2, BTN1, BTN0}
onboard push buttons. For details refer to the Xilinx AXI GPIO IP
documentation.
16
