Supermicro X6DHR-X8G, User Manual

Page: 40 / 112

2-20
X6DHR-X8G/X6DHR-XiG User's Manual
2-6 Jumper Settings
Explanation of
Jumpers
To modify the operation of the
motherboard, jumpers can be
u s e d t o c h o o s e b e t w e e n
o p t i o n a l s e t t i n g s . J u m p e r s
create shorts between two pins
to change the function of the
connector. Pin 1 is identified
w i t h a s q u a r e s o l d e r p a d o n
the printed circuit board. See
the motherboard layout pages
for jumper locations.
N o t e : O n t w o p i n j u m p e r s ,
"Closed" means the jumper is
o n a n d " O p e n " m e a n s t h e
jumper is off the pins.
Connector
Pins
Jumper
Cap
Setting
Pin 1-2 short
3 2 1
3 2 1
CMOS Clear
JBT1 is used to clear CMOS. Instead of pins, this "jumper" consists of
contact pads to prevent the accidental clearing of CMOS. To clear CMOS,
use a metal object such as a small screwdriver to touch both pads at the
same time to short the connection. Always remove the AC power cord
from the system before clearing CMOS. JBT1 is located near the FPUSB0/
1 headers on the motherboard.
Note: For an ATX power supply, you must completely shut down the sys-
tem, remove the AC power cord and then short JBT1 to clear CMOS. Do
not use the PW_ON connector to clear CMOS.
K B
DIMM 4B
Mouse
USB 0/1
J 1 4
COM1
DIMM 4A
DIMM 3B
DIMM 3A
DIMM 2B
DIMM 2A
DIMM 1B
DIMM 1A
GLAN1
GLAN2
VGA
SCSI Ch B
Battery
JPG1(VGA Enable)
JPL1(LAN Enable)
RAGE-
X
GLAN
C T R L
P X H
P X H
PCI-X
PCI-X
E 7 5 2 0
(North Bridge)
ICH5R
( S o u t h
Bridge)
Z C R
IPMI 2.0
BIOS
S I/O
7 9 0 2
S C S I
C T R L
IDE #1 IDE #2
Floppy
SCSI Ch A
W O L
C
O
M
2
Fan3
S C S I
E n a b l e
F P U S B 0 / 1
J D 2
J P 9
CLR CMOS
Force PW-On
W O R
S P K
S W
SCSI Ter. A
JPA1
JBT1
S
M
B
FAN5
SATA1 SATA0
F
P
C
T
R
L
JF
1
F A N 2
F A N 1
2 0 - P i n P W
8-Pin
C P U 4-Pin
P W
PW SMB
P W
L E D
CH
I n t
J L 1 J W D
W D
CPU1
CPU2
JP11
Alarm
S W
JPA3
JPA2
SCSI Ter. B
OH
J 3 3
J 3 4
J 1 6
L
G
5
J14
J D 1
J A 1
J 5
J 6 J 1 2
FAN4
Firmware
H u b
J1B1
J1D1
J 3 8
J 3 2
J
4
F
4
J
4
F
5
M
e
m
o
ry
S
p
e
e
d
(*N
o
te
:4
)
J
1
1
P W
F a i l
JP10 S P K R
F P U S B 0 / 1
J D 2
CLR CMOS
A
JBT1
C
I
J J W D
W D
JP11
Alarm
S W
OH
JP10
CMOS Clear