Supermicro H8QG6+-F, User Manual

Page: 68 / 84

4-16
H8QG6/i-F Serverboard User’s Manual
Data Cache BG Scrub
Allows L1 cache RAM to be corrected when idle. Options are Disabled and
various times in nanoseconds and microseconds. The default is 2.56us .
L2 Cache BG Scrub
Allows L2 cache RAM to be corrected when idle. Options are Disabled and
various times in nanoseconds and microseconds. The default is 2.56us .
L3 Cache BG Scrub
Allows L3 cache RAM to be corrected when idle. Options are Disabled and
various times in nanoseconds and microseconds. The default is 2.56us .
DRAM Timing Confi guration
DRAM Timing Confi g
This setting specifi es the DRAM timing confi guration. Options are Auto and
Manual.
Memory Timing Parameters
This selects the which node's timing parameters to display. Options are CPU
Node 0 or CPU Node 1.
SouthBridge Confi guration
SB Debug Confi guration
A15 ECOs
This setting Disables or Enables A15 ECOs.
Port 0 ~ Port 5 ESP
These settings allow you to set Port 0 through Port 5 ESP help as either
ESP or ISP .
Dis #THRMTRIP before KBRst
This setting allows you to Enable or Disable Dis #THRMTRIP before
KBRst.