DocID018909 Rev 11
RM0090
Flexible memory controller (FMC)
1669
37
Flexible memory controller (FMC)
The Flexible memory controller (FMC) includes three memory controllers:
•
The NOR/PSRAM memory controller
•
The NAND/PC Card memory controller
•
The Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller
This section applies to STM32F42xxx and STM32F43xxx only.
37.1
FMC main features
The FMC functional block makes the interface with
synchronous and asynchronous static
memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
•
to translate AHB transactions into the appropriate external device protocol
•
to meet the access time requirements of the external memory devices
All external memories share the addresses, data and control signals with the controller.
Each external device is accessed by means of a unique Chip Select. The FMC performs
only one access at a time to an external device.
The main features of the FMC controller are the following:
•
Interface with static-memory mapped devices including:
–
Static random access memory (SRAM)
–
NOR Flash memory/OneNAND Flash memory
–
PSRAM (4 memory banks)
–
16-bit PC Card compatible devices
–
Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
data
•
Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
•
Burst mode support for faster access to synchronous devices such as NOR Flash
memory, PSRAM and SDRAM)
•
Programmable continuous clock output for asynchronous and synchronous accesses
•
8-,16- or 32-bit wide data bus
•
Independent Chip Select control for each memory bank
•
Independent configuration for each memory bank
•
Write enable and byte lane select outputs for use with PSRAM, SRAM
and SDRAM
devices
•
External asynchronous wait control
•
Write Data FIFO with 16 x33-bit depth
•
Write Address FIFO with 16x30-bit depth
•
Cacheable Read FIFO with 6 x32-bit depth (6 x14-bit address tag) for SDRAM
controller.
