![Stec M16SD2S 100U Series Product Manual Download Page 22](http://html1.mh-extra.com/html/stec/m16sd2s-100u-series/m16sd2s-100u-series_product-manual_1369105022.webp)
MACH16
S
LIM
L
ITE
3Gbps
SATA
S
TANDARD
S
OLID
-S
TATE
D
RIVE
P
ART
N
UMBER
:
M16SD2S(3)-
XXX
U(T)(X)-XXX
D
OCUMENT
N
UMBER
:
61000-07132-311
R
EVISION
N
UMBER
:
3.11
R
EVISION
D
ATE
:
01/15/2013
22
P
ERFORMANCE
C
HARACTERISTICS
O
VERVIEW
The performance rates of the SSD are dependent upon several factors. The capacity, configuration
parameters, traffic patterns and NAND type all impact the performance results. The user should be aware
that a SSD of a specific capacity and configuration may result in lower or higher performance
characteristics. Please refer to the separate performance reports for details.
ATA
M
ODES
Table 2 lists the ATA operating modes supported by the SSD.
Table 2: ATA Operating Modes
M
ODE
S
PECIFICATION
PIO
0-4
UDMA
0-6
Serial ATA
2.6
M
OUNT
T
IME
The time required to initialize and mount the SSD varies according to the operating system environment
and the storage capacity of the drive.
S
EEK
T
IME
The SSD has no read/write heads or platter. There is no seek time or rotational latency. The actual
access time may be affected by the operating system and storage capacity of the drive. Mechanical
shock, vibration or gravitational forces do not affect transaction throughput, provided the drive is operating
within the environmental specifications. See
R
ELIABILITY
C
ONDITIONS
The following factors affect the reliability statistics:
Operating/storage temperature(s) will greatly affect drive longevity.
DC power is maintained as specified in this document
Errors caused by the host are excluded from the rates
Errors from the same causes are counted as 1 block
Data stream is assumed random
C
ELL
C
ARE
™
T
ECHNOLOGY
CellCare™ Technology allows for the implementation of MLC-based SSDs in enterprise environments.
While MLC NAND devices provide higher densities at a lower cost, the rigorous demands of enterprise
computing used to preclude widespread implementation due to the inherent reliability and data integrity
issues of the MLC architecture. MLC NAND is prone to accelerated wear-out effects that negatively
impact data retention and shorten the SSD life by limiting the number of reliable program/erase cycles.
The use of advanced signal processing and adaptive flash management algorithms increases the overall
endurance and retention of MLC NAND while also mitigating data error events. The cell-wear
management, block statistics tracking, predictive and dynamic read optimization and advanced ECC
algorithms result in longer NAND life, reduced bit-error-rate (BER), and increased performance.