Spectrum Digital TMS320C6416 DSK, Technical Reference

Page: 41 / 53

Spectrum Digital, Inc
A-8 TMS320C6416 DSK Module Technical Reference
UT
OP
IA
&
HO
S
T
P
O
R
T
I
/F
UT
OP
IA
I
n
te
rf
ac
e
HPI
DA
UG
HT
ER C
A
RD CAN
RES
E
T
D
S
P
V
IA
T
H
IS
SI
G
N
AL
.
SI
G
N
AL
I
S
CO
M
B
INED WI
T
H
OT
HER DSP
R
E
SET
SO
UR
CES.
L
O
CA
T
E
NE
AR UT
OPIA
HE
ADE
R
/DSP
P
A
D8
/P
A
D
1
0
WE
RE
S
W
A
P
PE
D ON
RE
V A
/B
PW
B
.
RE
M
O
V
E
HA
RDW
IR
E
O
F
T
B
E
A
1
1
ON RE
V
E
PWB
50
594
2
E
T
M
S
3
2
0
C
64
16 DS
K
B
71
4
F
ri
d
a
y
, A
u
g
u
s
t
15,
20
0
3
Ti
tl
e
S
ize
Do
cu
m
e
n
t N
u
m
b
e
r
R
e
v
Da
te
:
S
h
e
e
t
of
U
RDA
T
A
4
U
RDA
T
A
0
UR
S
O
C
UX
D
A
T
A
2
U
RDA
T
A
5
U
RDA
T
A
3
UX
D
A
T
A
0
UX
CL
K
UR
C
L
A
V
UX
D
A
T
A
6
UX
A
D
D
R
1
UR
A
DDR0
UR
C
L
K
UX
D
A
T
A
5
U
RDA
T
A
1
UX
C
L
A
V
UX
S
O
C
UR
A
DDR3
U
RDA
T
A
2
UX
D
A
T
A
4
U
RDA
T
A
6
UR
A
DDR1
UX
A
D
D
R
0
U
RDA
T
A
7
UX
E
N
B#
UX
D
A
T
A
1
UX
D
A
T
A
3
UR
A
DDR2
U
R
EN
B#
UX
D
A
T
A
7
UR
SOC
URDA
T
A
0
URDA
T
A
6
URDA
T
A
2
URDA
T
A
4
UR
DA
T
A
1
UR
DA
T
A
5
UR
DA
T
A
7
UR
DA
T
A
3
UR
CL
A
V
UX
D
A
T
A
2
UX
D
A
T
A
0
UX
D
A
T
A
4
UX
D
A
T
A
6
U
R
A
DDR3
U
R
A
DDR1
URA
D
DR2
URA
D
DR0
URA
D
DR4
UX
CL
A
V
UXSO
C
UX
CL
K
UX
A
D
D
R
0
UX
A
D
D
R
2
UX
A
D
D
R
4
U
XAD
D
R
1
U
XAD
D
R
3
PAD 0
PAD 1
PAD 2
PAD 3
PAD 4
PAD 5
PAD 6
PAD 7
PAD 8
PAD 9
PAD 10
PAD 11
PAD 12
PAD 13
PAD 14
PAD 15
PAD 16
PAD 17
PAD 18
PAD 19
PAD 20
PAD 21
PAD 22
PAD 23
PAD 24
PAD 25
PAD 26
PAD 27
PAD 28
PAD 29
PAD 30
PAD 31
PD
EV
SE
L
n
PS
T
O
P
n
PT
R
D
Y
n
P
C
BE2
n
PS
E
R
R
n
P
C
BE1
n
PP
E
R
R
n
PPAR PC
I_
EN
PI
RD
Y
n
PFR
A
M
E
n
PRS
T
n
P
CL
K
PI
NTA
n
PG
NT
n
PR
EQ
n
P
C
BE3
n
PI
DS
EL
XSP
_
CS
P
C
BE0
n
U
RCL
K
UR
E
N
B#
U
X
EN
B#
CL
KX
1
DX
1
FSX
1
CL
KX
1
DX
1
UXAD
D
R
4
UXAD
D
R
3
U
R
A
DDR4
UX
A
D
D
R
2
FSX
1
PCI
_
E
N
XS
P
_
C
S
PA
D1
PA
D3
PA
D5
PA
D7
PA
D8
PA
D
1
2
PA
D
1
4
PCBE
1
n
PS
ERR
n
P
D
EVS
EL
n
PI
RDY
n
PCBE
2
n
PA
D
1
9
PA
D
2
3
PCBE
3
n
PA
D
2
5
PA
D
2
9
PA
D
3
1
PREQ
n
PCL
K
PA
D
1
0
PA
D
2
1
PA
D
2
7
PA
D
1
7
PP
ERR
n
PCB
E
0
n
PA
D
0
PA
D
2
PA
D
4
PA
D
6
PA
D
9
PA
D1
1
PA
D1
3
PA
D1
5
PP
A
R
PST
O
P
n
PTR
D
Y
n
PF
RA
M
E
n
PA
D1
6
PA
D1
8
PA
D2
0
PA
D2
2
PI
D
S
E
L
P
AD
2
4
PA
D2
6
PA
D2
8
PA
D3
0
PG
N
T
n
PR
S
T
n
PI
N
T
An
UX
D
A
T
A
5
UX
D
A
T
A
3
UX
D
A
T
A
1
UX
D
A
T
A
7
HPI
_
RESET
#
CT
L
_
F
S
X
1
CT
L
_
DX1
CT
L
_
CL
K
X
1
CP
L
D
_
M
CBS
P
1
_
M
U
X
M
C
B
SP2
_
E
N
TBE
A
13
TB
EA1
1
DG
N
D
DG
ND
3.
3V
DGND
5V
D
GND
DG
ND
DG
ND
DGN
D
DG
N
D
J2
S
F
M
-1
40-L
2
-S
-D
-L
C
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
12 34 56 78 91
0
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
R1
9
10
K
U1 SN
7
4
CBT
3
2
5
7
P
W
4
14
7
11
9
12
13 1 2 15 10 3 5 6
16
8
1A
4B
1
2A
3B
1
3A 4A
4
B
2
S
1B
1
OE
3B
2
1B
2
2B
1
2B
2
VC
C
GN
D
R1
8
36
0
J1 S
F
M
1
4
0L2
S
D
LC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
12 34 56 78 91
0
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
J
P
503
S
O
LD
E
R
_J
U
M
P
E
R
1
2
A
B
U1
0
F
T
M
S
3
2
0
C
641
6G
LZ
AE
9
AF1
1
AC
9
AB
1
3
AB
1
1
AD
7
AE
7
AF
7
AF
9
AE
8
AD
8
AD
9
AD1
0
AD1
1
AC1
4
AE
1
5
AC1
3
AE1
0
AF
1
0
AC
1
0
AC
8
AB1
2
AD
1
3
AD
1
4
AE1
2
AC
1
2
AC
1
1
AF
1
3
AE1
1
AF
1
2
AD
1
2
AF
1
4
AD
1
5
AB1
4
UX
AD
DR0
UX
AD
D
R
1
_
DR
1
U
X
A
DDR
2
_
F
S
R1
UXADDR3
_
F
S
X
1
UX
A
D
DR
4
_
DX
1
UX
D
A
T
A
0
UX
D
A
T
A
1
UX
D
A
T
A
2
UX
D
A
T
A
3
UX
D
A
T
A
4
UX
D
A
T
A
5
UX
D
A
T
A
6
UX
D
A
T
A
7
UX
C
L
K
UXCL
A
V
UX
E
N
B
UXS
O
C
UR
A
DDR
0
UR
A
DDR
1
UR
A
DDR2
_
C
L
K
R1
UR
A
DDR3
_
C
L
K
S
1
U
R
A
D
D
R
4
_C
LK
X
1
UR
DAT
A
0
UR
DAT
A
1
UR
DAT
A
2
UR
DAT
A
3
UR
DAT
A
4
UR
DAT
A
5
UR
DAT
A
6
UR
DAT
A
7
UR
CL
K
UR
C
L
AV
UR
E
N
B
UR
S
O
C
D2 L
M
4
040
D
C
IM
3-4
.1
2 1
R3 1.
6
K
C2
8
0
.1
U1
0
C
TM
S
3
20C
6
4
1
6
G
L
Z
AA
4
T3 R2 T2 T1 P1 R3 T4 R1
J2
K3
J1
K4
K2
L3
K1
L4
L1
M4
M2
N4
M1
N5
N1
P5
U4
U1
U3
U2
V4
V1
V3
V2
W2
W4
Y1
Y3
Y2
Y4
AA1
AA3
W3
AD
1
M3
L2
F1
J3
G4 F2 G3 R4 P4
PC
I_
EN
PPA
R
_
H
AS
P
PERR_
HCS
PC
BE
1
_
H
D
S
2
PSERR_
H
D
S1
PC
BE
2
_
H
R
/W
PT
RDY_
HHWIL
PST
O
P
_
H
C
N
T
L
0
PDEV
SEL
_
HCNT
L
1
AD 31_H D3 1
AD 30_H D3 0
AD 29_H D2 9
AD 28_H D2 8
AD 27_H D2 7
AD 26_H D2 6
AD 25_H D2 5
AD 24_H D2 4
AD 23_H D2 3
AD 22_H D2 2
AD 21_H D2 1
AD 20_H D2 0
AD 19_H D1 9
AD 18_H D1 8
AD 17_H D1 7
AD 16_H D1 6
AD 15_H D1 5
AD 14_H D1 4
AD 13_H D1 3
AD 12_H D1 2
AD 11_H D1 1
AD 10_H D1 0
AD 9_ HD9
AD 8_ HD8
AD 7_ HD7
AD 6_ HD6
AD 5_ HD5
AD 4_ HD4
AD 3_ HD3
AD 2_ HD2
AD 1_ HD1
AD 0_ HD0
PCBE
0
XS
P_
C
S
PI
D
S
EL
_
G
P
9
PCBE
3
_
G
P
1
0
PREQ
_
G
P
1
1
PG
NT
_
G
P1
2
PI
N
T
A
_
G
P
1
3
PCL
K
_
G
P1
4
PRST
_
G
P1
5
PF
RAM
E
_
H
IN
T
P
IRDY_
H
R
D
Y