5-1
SL
V
-SE85/SF90/SF99
SECTION 5
INTERF
A
CE,
IC PIN FUNCTION DESCRIPTION
5-1. SYSTEM CONTROL — VIDEO BLOCK INTERFACE (MA-359 BOARD IC160)
*1
Synchronized with drum rotation. 30Hz 50% duty cycle.
*2
Normally “L“. “H“ when CTL signal is not generated.
*3
V period “H“ pulse.
*4
Selected by REC mode. “H“ in LP mode.“
*5
Composite sync signal (positive).
Signal
RF SWP
QVD
V SYNC
HA SWP
Pin No.
1
4
*™
(™
I/O
O
O
I
O
STOP
FF/REW
*1
L
*4
*1
TAPE
THREADING
*1
L
*5
*1
TAPE
UNTHREADING
*1
L
*5
*1
PB
*1
*2
*5
*1
PB PAUSE
*1
*3
*5
*1
SLOW
*1
*3
*5
*1
CUE
*1
*3
*5
*1
x 2
*1
*2
*5
*1
REVIEW
*1
*3
*5
*1
REC
*1
L
*5
*1
REC PAUSE
*1
L
*5
*1
5-2. SYSTEM CONTROL — SERVO PERIPHERAL CIRCUIT INTERFACE (MA-359 BOARD IC160)
*1. 30Hz pulse (NTSC), 25Hz pulse (PAL).
*2. Pulse at tape running.
*3. Reverse logic pulse of STEP PLS.
*4. “L” when drum rotation stops.
*5. Unstable period pulse.
*6. Pulse in period in proportional to tape speed.
*7. 360Hz pulse (NTSC), 300Hz pulse (PAL).
*8. Pulse at tape running.
*9. Approx. 2 msec period “H” or “L” pulse.
*10. Approx. 1.5 msec period “H” or “L” pulse.
Signal
CAP STOP
STEP PLS
DRM PG
DRM FG
CAP FG
CAP DA
DRM DA
Pin No.
#£
(ª
$∞
$§
$¶
&•
&ª
I/O
O (O.D)
O
I
I
I
O
O
STOP
L
L
*4
*4
H/L
*8
*10
FF
Hi-Z (O.D)
L
*1
*7
*6
*8
*10
REW
Hi-Z (O.D)
L
*1
*7
*6
*8
*10
TAPE
THREADING
Hi-Z (O.D)
L
*5
*5
*5
*8
*10
TAPE
UNTHREADING
Hi-Z (O.D)
L
*5
*5
*5
*8
*10
PB
Hi-Z (O.D)
L
*1
*7
*6
*9
*10
PB PAUSE
L
L
*1
*7
H/L
*8
*10
SLOW
*3
*2
*1
*7
*2
*8
*10
CUE
Hi-Z (O.D)
L
*1
*7
*6
*9
*10
x 2
Hi-Z (O.D)
L
*1
*7
*6
*8
*10
REVIEW
Hi-Z (O.D)
L
*1
*7
*6
*9
*10
REC
Hi-Z (O.D)
L
*1
*7
*6
*9
*10
REC PAUSE
Hi-Z (O.D)
L
*1
*7
H/L
*8
*10
Summary of Contents for RMT-V259D
Page 8: ...1 2 ...
Page 9: ...1 3 ...
Page 10: ...1 4 ...
Page 11: ...1 5 ...
Page 12: ...1 6 ...
Page 13: ...1 7 ...
Page 14: ...1 8 ...
Page 15: ...1 9 ...
Page 16: ...1 10 ...
Page 17: ...1 11 ...
Page 18: ...1 12 ...
Page 19: ...1 13 ...
Page 20: ...1 14 ...
Page 21: ...1 15 ...
Page 22: ...1 16 ...
Page 23: ...1 17 ...
Page 24: ...1 18 ...
Page 25: ...1 19 ...
Page 26: ...1 20 ...
Page 27: ...1 21 ...
Page 28: ...1 22 ...
Page 29: ...1 23 ...
Page 30: ...1 24 ...
Page 31: ...1 25 ...
Page 32: ...1 26 ...
Page 33: ...1 27 ...
Page 34: ...1 28 ...
Page 35: ...1 29E ...
Page 41: ...XX XXX SECTION 3 BLOCK DIAGRAMS SLV SE85 SF90 SF99 3 1 ...
Page 42: ...SLV SE85 SF90 SF99 3 1 OVERALL BLOCK DIAGRAM 1 3 3 3 4 ...
Page 43: ...SLV SE85 SF90 SF99 OVERALL BLOCK DIAGRAM 2 3 5 3 6 ...
Page 50: ...SLV SE85 SF90 SF99 3 6 POWER BLOCK DIAGRAM 1 3 19 3 20 ...
Page 51: ...3 21E POWER BLOCK DIAGRAM 2 SLV SE85 SF90 SF99 ...
Page 53: ...SLV SE85 SF90 SF99 4 1 FRAME SCHEMATIC DIAGRAM 4 3 4 4 FRAME SCHEMATIC DIAGRAM ...
Page 69: ...SLV SE85 SF90 SF99 4 35 4 36 TIMER TUNER CONTROL FR 161 ...
Page 71: ...SLV SE85 SF90 SF99 4 39 4 40 SECAM CHROMA PROCESS SE 90 ...
Page 73: ...SLV SE85 SF90 SF99 4 43 4 44 DNR Y C SELECT NR 27 ...
Page 75: ...SLV SE85 SF90 SF99 4 47 4 48 POWER BLOCK SRV879EK ...
Page 90: ......
Page 91: ......
Page 92: ......
Page 93: ......